Interconnect Aging—Physics to Software by Abbasinasab, Ali
UC Santa Barbara
UC Santa Barbara Electronic Theses and Dissertations
Title
Interconnect Aging—Physics to Software
Permalink
https://escholarship.org/uc/item/9t34j0zw
Author
Abbasinasab, Ali
Publication Date
2018
 
Peer reviewed|Thesis/dissertation
eScholarship.org Powered by the California Digital Library
University of California
  
University of California 
Santa Barbara 
 
Interconnect Aging—Physics to Software 
 
A dissertation submitted in partial satisfaction 
of the requirements for the degree 
Doctor of Philosophy 
in 
Electrical and Computer Engineering 
by 
Ali Abbasinasab 
 
 
Committee in charge: 
Professor Malgorzata Marek-Sadowska, Chair 
Professor Li-C. Wang 
Professor Dmitri B. Strukov 
Dr. Valeriy Sukharev 
 
March 2019 
 
  
 
 
 
 
 
 
The Dissertation of Ali Abbasinasab is approved. 
 
 
 
Professor Li-C. Wang 
 
 
Professor Dmitri B. Strukov 
 
 
Dr. Valeriy Sukharev 
 
 
Professor Malgorzata Marek-Sadowska, Committee Chair 
 
 
June 2018 
 
 
  
iii 
 
 
 
Interconnect Aging—Physics to Software 
 
 
 
Copyright © 2018 
 
By 
 
Ali Abbasinasab 
  
iv 
 
 
 
 
 
 
 
 
 
 
 
To Mom and Dad
  
v 
 
 
 
Acknowledgments 
 
 During my study and research, I have been extremely fortunate to meet and collaborate 
with many amazing people and machines. I could never have achieved what I did without them.  
I would like to express sincere gratitude and appreciation to my advisor, Professor 
Malgorzata Marek-Sadowska for her generous guidance, advice, mentorship, and support that 
helped me mature not only as a more well-rounded, innovative scientist, but also as a more 
aware human being. The time I spent working with Margaret has allowed me to pick up just a 
fraction of her incredible ability to break down any complex problem into its fundamental 
components; however, even with this poor understanding of her skills, I feel well equipped to 
take on any challenges that I may encounter. From start to finish, she offered me brisk 
encouragement, kind compassion, sound advice and reviving hope throughout the ups and 
downs of my PhD life. Both this work and I myself would have been both lost without her 
advice. I have been extremely fortunate to be her last student. 
I would also like to acknowledge everyone in the research scientist community who 
have helped set the foundation for my research. In particular, my committee members 
Professor Li-C. Wang, Professor Dmitri B. Strukov and Dr. Valeriy Sukharev. I am honored 
to have been given the opportunity to learn from such brilliant and inspirational educators. I 
took my very first steps towards atomic physics in the intellectually fertile and stimulating 
meetings Dr. Sukharev offered me. I also had many fruitful conversations with Professor 
Forrest Brewer. I stopped by his office many times without notice. Regardless of the lateness 
of the hour, he always had some bandwidth for me and put up with my questions. I would also 
like to thank Professors Carl Meinhart, Robert McMeeking, and Christopher Palmstrøm. I am 
honored to have been given the opportunity of discussing complex scientific problems with 
them, and benefit from their astonishing level of expertise and knowledge. I would also like to 
recognize Professor Yanushkevich, Professor Mohammadi, who were my advisors for a 
portion of my academic journey, for their valuable advice. I appreciate my middle school 
teachers, Mr. Khorasani and Mr. Baniasad who opened my eyes to the world of science when 
I was just a little kid. 
I graciously thank the other students in our research lab, Xiang, Di-an, Ping, Zhong, 
Miguel, for their friendship and for making spending countless hours cooped up in lab 
enjoyable. This acknowledgment would also be incomplete without mentioning my friends at 
UC Santa Barbara: Adam, Sepehr, Ehsan, Farnood, Mehran, Fatemeh, Zhinus, Hamid, Farnaz, 
Casey, Hojjat, and Ehsun. I was extremely lucky to have your support, laughter, patience, 
silliness, love, encouragement, coffee, emails, conversations, hugs, cards, chocolate, and long 
nights spent in conversation in our various houses. I wish you all the best for the future, 
although I have no doubt that you will succeed regardless. I especially want to thank my 
 vi 
 
lifesaver friends Mohammad, Hadi, Sebastian, Maryam, Patrycja and Wei, who were there 
when I needed to take my mind off research, and who kept me sane over the years.  
Most of all, I want to thank my family for always being there for me. I love you all. I 
cannot imagine more supportive siblings than my sisters Homa and Arefeh, and brother-in-law 
Ahmad, who never let me down and have been my best friends for as long as I can remember. 
I appreciate my father for the hardships he had to deal with to allow me to take the path I took. 
And finally, this work and I are most deeply indebted to my maman. My mother was the single 
most influential factor in shaping the person I am today. I am forever grateful for the sacrifices 
she had to make to provide me with the comfort and the opportunities I have had in life. For 
her advice, her patience, and her faith. Because she always understood. 
Lastly, I offer my regards to those whom I have missed in this acknowledgment but 
supported me in every respect during the completion of this work. Any omissions from this list 
are evidence of my own shortcomings rather than theirs. To all of the individuals whom I know 
only by their online handles, but whose work nevertheless captivated and inspired me, I thank 
you. I will cherish the ideological arguments and epiphanies I shared with all of you for the 
rest of my life. It is difficult to overstate my gratitude. And finally, most of the results described 
in this thesis would not have been obtained without a close collaboration with machines that I 
have come to view as individuals. My laptop, cellphone and desktop computer deserve special 
mention. 
 
 
  
vii 
 
 
 
Curriculum Vitae 
Ali Abbasinasab 
 
Education 
2018  Ph.D. in Computer Engineering, University of California, Santa Barbara, US. 
2012  M.S. in Computer Engineering, University of Calgary, Canada. 
2010  B.S. in Computer Engineering, University of Tehran, Iran. 
  
viii 
 
 
 
Abstract 
 
Interconnect Aging—Physics to Software 
 
by 
Ali Abbasinasab 
 
Device reliability or lifetime is often non-negotiable and crucial for sensitive 
applications such as medical devices, autonomous vehicles and space crafts. Inevitable 
technology advancement (e.g. miniaturization) has added unwelcome complications and 
unpredictability to the aging problem. Reliability of VLSI chips is jeopardized by mass 
transport in metallic interconnects. Material migration is caused by electrical, mechanical 
and thermal phenomena, and, therefore, is a complicated process. While all aspects of 
material migration have been studied, a comprehensive investigation that can explain and 
include all those phenomena simultaneously remains unsolved. Inaccuracies in modeling 
and predicting aging processes in wires cause that chipmakers often overdesign 
interconnects. This is an undesirable and expensive approach in terms of time and cost. In 
modern technologies, the predicted lifetime, aging, and failure mechanisms in interconnect 
very often do not match the observed behaviors. Unrealistic models used in CAD tools are 
the main culprit of such incompatibilities. In general, two situations may occur: (1) in some 
cases, the models may wrongly scrutinize reliability in unfailing parts and consequently 
impose unnecessary design tightening and (2) in some other cases, the models may 
underestimate serious reliability problems causing unpredicted behaviors or catastrophic 
failures to occur. The existing models for reliability evaluation are usually pessimistic in 
 ix 
 
case of interconnect voiding and optimistic when extrusions occur. Time-consuming and 
not converging reliability assessments, as well as undesired chip behaviors, are the 
common expensive outcome of such models. 
We revisit the underlying physics of aging processes in dual-damascene copper lines. 
We demonstrate, that the simplistic modeling is the cause of the incompatibility of the 
existing models. We study all three main aging processes: electromigration, thermo-
migration, and stress migration and offer several comprehensive yet compact models for 
realistic assessment of interconnect aging. These models explain many observations that 
have been inexplicable for decades. Ultimately, a computer-aided design tool, RAIN, is 
developed based on the proposed models and is capable of assessing the reliability of 
industry standard complex multi-layer, multi-segment interconnect networks. This tool can 
be readily integrated into other verification signoffs phases such as performance, timing, 
and power analyses. RAIN takes as inputs: (1) interconnect design, (2) technology 
specifications, (3) initial stress and temperature, (4) IR drop and lifetime requirements. It 
analyzes and assesses reliability and delivery requirements of all nets, and provides a report 
on voltage limitations, thermal violations and expected lifetime. It is validated on a wide 
spectrum of experimental results performed on various industry benchmarks.  
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Chapter 1 
1Introduction 
Integrated circuits (ICs) constitute the core of almost all modern electronic machines that 
influence our day-to-day lives, from laptops, to smartphones and automotive applications. 
Modern digital ICs contain over a billion fundamental computing units connected by a network 
of billions of metal wires to perform functional and storage operations in a modern 
microprocessor. The computing performance of the IC is governed by two fundamental 
electronic components, namely: (1) transistors, which are the logic-computing units of the IC, 
and (2) interconnects, which are the network of metal wires linking the transistors to evaluate 
a desired logic function.  
A consistent trend throughout the history of microelectronics has been a continuous 
reduction in scale. The research and development in the semiconductor industry have been 
guided by Moore's law [1], which states that the number of transistors in a dense IC doubles in 
approximately every two years. This trend has been realized in advanced IC chips by shrinking 
the dimensions of transistors.  
The condense integration of billions of transistors and interconnects has been made 
possible by: (1) progress in the IC process technology enabling manufacturing minuscule 
 2 
 
devices and wires (2) developments in IC design algorithms and methods implemented in 
computer-aided design (CAD) tools, enabling the efficient design of large circuits.  
Improvements in IC manufacturing design and technology, guided by the predictions and 
guidelines from Moore's law, have resulted in an exponential increase in computing power per 
unit area. This arises from the individual transistor speedup and size shrinkage, allowing more 
transistors to be packed on a chip. Alongside with transistor shrinkage, the size of the 
interconnects must be also shrunk to be able to accommodate and connect the tightly packed 
devices. However, unlike the trend in transistor performance, which shows an improvement 
with technology advancement, the interconnect network shows performance degradation [2].  
The rising gap between the performance of transistors and the interconnect, has become a 
challenge and resulted in an interconnect crisis for the world of IC design and technology.  
The limited interconnect performance is unable to sustain the performance improvement 
in transistors which consequently creates a large stress in the interconnects. Such large 
electrical stress is often quantified by the current density, (i.e. the electrical current flowing per 
unit area through a wire). Shrinking sizes (i.e. wire cross-sectional area) and swelling 
performance requirements result in large current density which can cause wire wear-out, 
material degradation and ultimately affect the IC reliability or its capability to function 
properly over the lifetime of the product.  
1.1. The Interconnect Crisis 
Twenty years ago, for the very first time, copper was successfully employed in commercial 
IC chips, initially by IBM. Thanks to a wide spectrum of revolutionary advancements ranging 
from material science and engineering to theoretical mathematics and physics, copper could 
endure to date. In fact, dual damascene copper (Fig. 1.1 [3]) survived 10 technology nodes [4].  
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Figure 1.1. A common via structure manufactured in dual damascene Cu technology. Top view 
(top) and side view (bottom) of a via linking a top layer to a lower layer [3]. 
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Moore’s law, however, required much more care beyond the existing revolutionary 
advancements. Indeed, as it was briefly mentioned earlier, interconnect reliability presents 
imminent challenges to continued technology scaling. The major issues involve breakdown of 
porous low-k inter-level dielectrics and material migration induced failure in metals [5].  
In one approach, reliability concerns are often mitigated by focusing on introducing new 
materials, alloys, or improving the capability of existing materials and processing conditions. 
Therefore, due to constraints such as reliability, thermal budget and manufacturing, it would 
not be surprising to see newer dramatic changes such as introduction of new materials. While 
it is expected that copper will continue to be used in coarse levels of metallization, the copper 
in finer interconnects is expected to be replaced by new metals or alloys such Co, Ru, Rh, Ir, 
Mo, or Ni with different liners and probably airgap [4].  
Nevertheless, based on manufacturer and interconnect designer experiences such highly 
expensive approaches with an emphasis on alternative materials is unlikely to provide holistic 
solutions for continued scaling. As alternative solutions, the existing methods for reliability 
assessment are currently being adjusted hoping to explain and model newly emerged reliability 
problems. The latter approach has been attempted recently by many researchers. While tuning 
parameters and modifying existing models may offer short-term benefits, however, it also 
appears unlikely that merely parameter refinements of the existing methods will produce a 
clear path for scaling that is being sought [6].  
As a result, we highlight in this thesis that a productive approach to assessing and 
mitigating interconnect reliability concerns lies with shifting the focus of reliability study from 
material explorations or existing model modifications towards understanding the underlying 
causes of material degradation and the impact of aging mechanisms on circuit functionality, 
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which has received relatively little attention up to the present. In this thesis, we focus on mass 
transport induced reliability and aging issues in dual damascene copper metallization-based 
technologies (Fig. 1.1).  
1.2. Aging, Reliability and Lifetime of Interconnects 
Aging in metallic interconnect in integrated circuits is due to material degradation. Such 
material deprivation is mainly caused by a diffusive mass transport process activated and 
controlled by complex electro-thermo-mechanical phenomena during or prior to device 
operation. While interconnect aging (i.e. material migration) involves complex degradation 
processes, it is simply referred to as electromigration [5]. 
 Interconnect aging and lifetime have been critical reliability concerns for semiconductor 
industry over a long time. Recently, due to aggressive wire scaling and increasing number of 
interconnects on chips, electromigration has become an underlying cause of many IC chip 
failures. Based on International Technology Roadmap for Semiconductors (ITRS) report [2], 
 
Figure 1.2. Projected values of currents, Imax (left) and current densities, Jmax (right) needed for 
driving four inverter gates, according to ITRS [2]. 
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on chips, the total wire length and the maximum current density exponentially increase. The 
trends clearly point to the increasing importance of electromigration modeling and prevention.  
Fig.1.2 shows the values of currents, Imax, and current densities, Jmax, needed for driving 
four inverter gates, according to ITRS [2]. EM degradation must be considered inside the 
brighter areas for both currents, IEM, and current densities, JEM. As of now, there are no known 
manufacturable solutions for the dark areas, according to ITRS [2].  
1.2.1. Mass Transport 
Material migration is a phenomenon of mass transport in metal wires stressed with high 
electrical current densities. In modern IC chips, due to the small cross-sectional area of the 
conductor lines, and performance requirements, the current density in wires is very high. The 
effect of mass transport in interconnect lines usually manifests itself first as resistance change 
and over time may result in shorts or opens. Fig. 1.3 shows void formation across the metal 
stripe causing an open (left) and hillock extrusion through a hole in overlying glass layer 
causing a short (right) [7]. 
 
 
Figure 1.3. Void formation across the stripe causing an open (left) and hillock extrusion 
through a hole in overlying glass layer causing a short (right) [7]. 
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 A metallic interconnect is considered reliable if it has an almost constant material 
concentration across the entire length during a specific time period (i.e. several years). Change 
in atom concentration can occur due to different reasons ranging from electrical, mechanical, 
and thermal effects to material chemical properties. Atom migration occurs through a diffusion 
process via atom-vacancy exchange mechanism.  
The mass transport can be described in terms of flux divergence of vacancies as well as 
their generation or annihilation by the following continuity equation: 
𝜕𝐶
𝜕𝑡
= −∇ 𝐽 + 𝐺 (1.1) 
where 𝐶 is the vacancy concentration, 𝐽 is the vacancy flux, and 𝐺 is the source/sink model for 
vacancy generation and annihilation. Diffusive fluxes of atoms or vacancies arise due to 
potential differences between various locations of the interconnect line [8]. These fluxes along 
the line depend on several driving forces, including the gradients of chemical and electric 
potentials. In general, the ﬂux due to a driving force 𝐹 can be written as follows: 
𝐽 = 𝐶𝜇?⃗? (1.2) 
where 𝐶 and 𝜇 are the density and the mobility, respectively. Also, the mobility 𝜇 of a particle 
is given by the Einstein relation in kinetics theory as follows [9]: 
𝜇 =
𝐷
𝑘𝑇
 (1.3) 
where 𝐷 is the diffusivity, 𝑘 is Boltzmann’s constant and 𝑇 is the absolute temperature [10]. 
Plugging (1.3) into (1.2) the flux related to any force can be expressed as follows: 
𝐽 =
𝐷𝐶
𝑘𝑇
?⃗? (1.4) 
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1.2.2. Electromigration – Action 
Electromigration is the mass transport of a metal due to the momentum transfer between 
conducting electrons and diffusing metal atoms caused by electric field, 𝐸. It can lead to circuit 
failure through metal line resistance change or in the extreme the line opens or shorts.  
Electric field produces an electrostatic force 𝐹௘. Collisions between electrons and ionized 
atoms caused by electric current also produce a force called wind force 𝐹௪. As these two forces 
oppose, the electric force on an activated ion in the electrical ﬁeld is expressed by: 
𝐹୉୑ሬሬሬሬሬሬሬ⃗ = 𝐹௘ሬሬሬ⃗ + 𝐹௪ሬሬሬሬ⃗ = 𝑒𝑍𝐸ሬ⃗ =  𝑒𝑍𝜌𝚥 = −𝑒𝑍∇𝑉 (1.5) 
where 𝑒 is the fundamental electron charge, 𝑍 is the effective atomic charge number, 𝐸 =  𝜌𝑗 
is the electric ﬁeld, 𝜌 is the electrical resistivity of the metal, 𝑗 is the current density and 𝑉 is 
the electric potential. As 𝐹 is smaller than 𝐹௪ and negligible, ions tend to migrate toward the 
cathode end of the conductor while vacancies move toward the anode.  
The ﬂux due to electromigration (EM) can be expressed as follows (Fig 1.4): 
𝐽୉୑ = +
𝐶𝐷
𝑘𝑇
 𝑒𝑍𝜌𝑗  (1.6) 
 
 
Figure 1.4. Atoms (dark) tend to travel from low to high voltages via atom-vacancy exchange.
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1.2.3. Stressmigration – Reaction 
As a reaction to atom accumulation at the cathode and depletion at the anode, tensile and 
compressive mechanical stresses develop. This stress development produces a mechanical 
driving force commonly called back-stress force acting against the total induced force. In other 
words, moving an atom (typically from the grain boundaries or dislocations) changes the 
volume by one effective atomic volume (i.e. Ω). This relaxation causes a strain that applies a 
driving force to the atom via the generated stress gradient. This relaxation causes a strain that 
applies a driving force to an atom or a vacancy which can be described as follows: 
𝐹ୗ୑ሬሬሬሬሬሬሬ⃗ =  − Ω∇𝜎  (1.7) 
where 𝜎 is the hydrostatic stress (Fig 1.5).  
Accordingly, the flux due to stress migration (SM) can be expressed through: 
𝐽ୗ୑ =  −
𝐶𝐷
𝑘𝑇
Ω∇𝜎  (1.8) 
To be precise, allowing relaxation of the atoms in a neighborhood leads to contraction 
where 𝑓 = (Ω௔ − Ω௩)/Ω௔ is the contraction ratio. Thus, the total volume change is (1 − 𝑓)Ω 
[11]. In addition to the stress migration caused by back stress force, high temperature 
 
Figure 1.5. Atoms (darks) tend to travel from dense to sparse areas via atom-vacancy exchange.
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processing of copper dual damascene structures leaves copper with a large residual stress due 
to the mismatch in thermal expansion coefficients of the materials involved in annealing 
process. The stress can relax with time through the diffusion of vacancies leading to the 
formation of voids or hillocks and ultimately open or short failures [5]. 
1.2.4. Thermomigration – Side Effect 
Thermomigration (side effect): An immediate side effect of electromigration is 
thermomigration (TM). In fact, metal structure under high current density induces an 
inhomogeneous temperature distribution and thus an appearance of temperature gradients. 
These temperature gradients drive a force able to participate in the mass flow along the 
structure. This driving force can be described as follows (Fig 1.6): 
𝐹்୑ሬሬሬሬሬሬሬ⃗ =  − 𝑄𝑇ିଵ∇𝑇  (1.9) 
where 𝑄 represents the specific heat of transport of the material.  
Therefore, the flux due to TM can be expressed as [12, 13, 14, 15]: 
𝐽୘୑ = −
𝐶𝐷
𝑘𝑇
𝑄𝑇ିଵ∇𝑇 (1.10) 
 
 
Figure 1.6. Atoms (dark) tend to travel from hot to cool places via atom-vacancy exchange.  
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1.2.5. Self-Diffusion Migration 
A local variation in the atomic concentration can then occur during the fabrication and 
mostly in the grain boundary regions during the crystal growth. It can have a significant impact 
on degradation caused by particle diffusion induced migration.  
Using the first Fick’s law of diffusion [16], the relationship between the diffusive fluxes to 
the concentration distribution under the assumption of steady state can be expressed as: 
𝐽ୈ୑ = −𝐷∇C (1.11) 
It should be noted that this migration process, however, has several orders of magnitude 
smaller flux compared to those of EM, TM and SM and can be safely ignored. 
Therefore, the overall continuity Eq. (1.1) can be written as: 
𝜕𝐶
𝜕𝑡
= −∇ − 𝐷(
𝐶
𝑘𝑇
𝑒𝑍∗𝜌𝑗 +
𝐶
𝑘𝑇
𝑓Ω∇σ + ∇𝑐௩ +
𝐶
𝑘𝑇
𝑄∗
𝑇
∇T) + 𝐺 (1.12) 
where 𝐺 is modeled differently in various works [11, 17, 18]. 
1.3. Life Cycle: Material Phases 
Dual-damascene copper interconnect line (Fig. 1.1) encapsulated in a liner and capping 
layers, typically ages through a multi-phase process with various kinetics shown in Fig 1.7 
[19]. The initial wire resistance R0 changes during mass transport. 
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Figure 1.7: R
esistance evolution during aging [19]. 
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1.3.1. Initial Equilibrium 
Before the application of electricity, the initial lattice contains pre-existing impurities, 
flaws or porosities created during processing (e.g. annealing). 
1.3.2. Void-Free 
As soon as a high current density is applied, atoms travel and their concentrations change 
across the network, however no voids or hillocks are formed yet. This stage can be considered 
as the evolution of atom concertation without appearance of new voids. 
1.3.3. Nucleation 
In some wire segments, if the applied current is large enough, atoms may be depleted or 
accumulated abundantly such that voids, or hillocks would sprout. Defects are usually 
nucleated around grain boundary dislocations, triple points (i.e. where three grain boundaries 
intersect and form a fast track atom-vacancy transport channel) and interfaces. The time to 
reach these critical points where a small defect nucleates is referred to as the time to nucleate 
and denoted as 𝑡୬୳ୡ. Critical atom or vacancy concentrations are required for a defect to form. 
It will be shown that these critical concentrations can be translated into hydrostatic stress. In 
other words, large depletion or accumulation of atoms inevitably generate tensile or 
compressive stress. 
A critical tensile stress is required for a void to nucleate. Likewise, a critical level of 
compressive stress needs to build up for a hillock to extrude. The criteria for void nucleation 
or hillock formation are commonly referred to as immortality conditions and will be discussed 
in next chapters in detail. The condition for a void to nucleate in simple end-to-end strip can 
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be stated in terms of a critical stress. This criterion can be expressed as a current density-length 
product [20]: 
𝑗𝐿 > 𝑗𝐿ୡ୰୧୲ =
ΩΔ𝜎௖௥௜௧
𝑒𝑍∗𝜌
 (1.13) 
1.3.4. Early Defect Growth  
Still, during early stages of growth, induced flaws remain electrically undetectable (i.e. 
infant void or hillock embryos) since they affect the line cross section only over a small area. 
Thus, resistance is considered to be almost constant. Depending on the type of void (e.g. slit-
like or trench like) and interconnect configurations, this stage may require void growth in both 
horizontal and vertical directions and thus due to its complexity, this stage is often ignored in 
reliability analysis. It can be seen in Fig 1.7, that the time for a void to be electrically visible 
is, indeed, not small and comparable to the entire lifetime (i.e. 𝑡୴୧ୱ). 
1.3.5. Late Defect Growth  
Some induced flaws may become large enough (mature defects) to span the whole section 
of the line (i.e. critical volume), forcing the current to go through the highly resistive barrier 
layer. Indeed, the liner acts as a shunt layer and allows the further growth of the void, causing 
a progressive resistance change. The time where a defect is large enough to be electrically 
visible is referred as 𝑡୴୧ୱ.    
EM theory presented above can be employed for the description of the post-voiding stress 
evolution, by combining it with phase-field methodology [21]. This method allows to get zero 
normal stress on the void surface which is mathematically and physically crucial in stress based 
void motion analysis. Voids act as sinks for vacancies: outflow of atoms from the void surface 
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is considered as inflow of vacancies, resulting in motion of the void-metal interface. However, 
such methods due to their inevitable complexity are best fit for technology computer aided 
design (TCAD) analysis rather than those on the computer aided design (CAD) level.  
Nevertheless, a void formed in a wire increases the resistance and may finally result in fatal 
failure. Einstein’s equation relating the drift velocity of the void surface can be expressed using 
the atomic flux as [22]: 
𝑣 =
𝐷
𝑘𝑇
𝑒𝑍∗𝜌𝑗 (1.14) 
This relationship can be used to extract the wire resistance change. Yet, the complete 
analysis of growth phase is complicated and can be captured by morphological void evolution 
models based on phase field model techniques [21]. 
1.3.6. Failure  
The void growth continues until a threshold resistance change occurs. Typically, 10-20% 
resistance change is a critical rate for declaring failure or poor performance (i.e. meant time to 
failure). 
1.3.7. Saturation 
The resistance continues to change until a new steady state is reached in any segment. 
Then, resistance evolution will be altered according to the new steady state. In any transitions 
between two stages listed above (e.g. nucleation and growth) a new steady state (e.g. no 
nucleation at all, saturated voids) may happen. In all cases, the defect volume is saturated, and 
the resistance will stop changing. This time for a defect to become bodily saturated is referred 
as time to saturation or 𝑡ୱୟ୲. 
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If the void forms in an area that does not completely block the current flow the wire may 
still conduct current. A void may continue to grow as the current is shunted around it until the 
electron wind force and the back-stress force balance each other.  In this situation, the 
interconnect line is considered immortal if the resistance change is less than the Δ𝑅୲୦. In this 
case immortality is based in the saturation and expressed by: 
(𝑗𝐿) ୱୟ୲ =
𝜌
𝐴ൗ
𝜌ଵ
𝐴ଵൗ
Δ𝑅୲୦
𝑅
2Ω𝐵
𝑍∗𝑒𝜌
 (1.15) 
where 𝜌 and 𝜌ଵ are the resistivity of conductor and shunt layers, respectively; and 𝐴 and 𝐴ଵ 
are the cross-sectional areas of metal and shunt layer; and R0 is the initial resistance of the line.  
While there might be some other possible mechanisms (e.g. void shrinkage, merging or 
division), this process has found to be the most common aging mechanism (See Fig. 1.6). 
1.4. Critical Stress 
Void (hillock) nucleates typically near the cathode (anode) end of a line when the ever-
increasing tensile (compressive) stress creates a condition for a stable growth of flaws located 
at the loose locations such as metal-barrier interface.  An estimation of the critical stress needed 
for forming the growing defect on the basis of the classical model of the homogeneous 
nucleation [23] can be found in [22, 24]. It is shown that introduction of a flaw (of a radius 𝑟୤) 
into a solid stressed with a tension 𝜎 changes its free energy. Assuming that a defect embryo 
can be originated from a pre-existing flaw only, we can conclude that the flaw with the initial 
size  𝑟୤ will grow if the stress exceeds the following value: 
𝜎ୡ୰୧୲ =
2𝛾
 𝑟୤
 (1.16) 
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where  𝛾 is the surface energy per unit area. The assumption about the pre-existing flaws 
needed for the void nucleation is supported by calculations done in [24]. They have 
demonstrated that an enormous energy is required for the homogeneous nucleation of the 
critical void by agglomeration of vacancies. By their estimation, performed with the 
representative values of  𝛾 = 1 𝐽/mଶ, a preexisting flaw with the size of 4nm will start growing 
when the hydrostatic stress will reach the level of 500MPa. Hence, the void nucleation time 
can be determined from the known kinetics of stress evolution caused by electric current 
density stressing as the instant in time when stress reaches the critical level of 𝜎ୡ୰୧୲. 
In addition to defect formations at the end of a stripe, where divergence in atomic flux 
occurs (atom flux is terminated at the barrier interface), additional defects can be nucleated at 
any location characterized by the atom flux divergence. Essentially, the triple points are formed 
by intersections between grain boundaries (GB) and the top dielectric barrier, or contacts 
between three neighbor grains. Those triple points where the number of outward diffusion 
channels exceeds the number of inward channels, which can be responsible for the flux 
divergence, can cause depletion in metal density, leading to the development of tension and 
possible void nucleation [5].  
1.5. Via Configuration 
A mature dual damascene technology process involves many chemical and physical steps. 
What matters to the reliability community is where are the copper diffusion-stops and barriers. 
Also, physical properties of materials and surfaces further provide information on detecting 
fast track and finding out the effective diffusion. A simplified yet common dual damascene 
process is depicted in Fig. 1.8.  
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We show how via configurations affect the void formation and growths. There are two via 
configurations: (1) downstream where the electrons flow from the upper layer to the lower 
layer, (2) upstream where the electrons flow from the lower layer to the upper layer. Depending 
on the configuration and void type the time to failure as well as the failure mechanisms may 
vary.  
 
Figure 1.8: Last stages of a simplified common dual damascene process. 
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(a) slit-like void in via above 
 
 (b) trench-like void in via above 
 
(c) slit-like void in via below 
  
(d) trench-like void in via below 
Figure 1.9: Failure modes in via above/below configurations in a common dual damascene 
manufactured wire. 
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For a slit-like void which usually nucleates under or above a via, the failure happens when 
the void spans the cross section enough to block the whole current path. This failure mechanism 
is often referred to as early mode failure. On the other hand, for a trench-like void which 
usually appears somewhere inside the line, rather than at a via location, sprouted from a triple 
point or weak interface the void usually needs to span vertically (and/or horizontally) and form 
a detrimental void. This failure mechanism is often called the late mode failure. Different line 
and via configurations in presence of various voids are depicted in Fig 1.9. A more general and 
realistic kinetics for void formation and motion in each stages of evolution are illustrated in 
Fig.  1.10. 
Authors in [20, 25] show that in mature dual damascene technology, (𝑗𝐿)ୡ୰୧୲ in (1.13) 
depends on the via configuration at the end of interconnect line. For a via-above structure (i.e. 
via to the upper level metallization), a tiny void under a via may result in a complete blockage 
of the current path (Fig. 1.9 (a) - (b) ). In this case, (𝑗𝐿)୬୳ୡ value is of about 1500 A/cm. On 
the other hand, for via-below (Fig. 1.9 (c) - (d)) current path is more resilient to EM, the void 
needs to grow and span across the width and height of the line. In this case, (𝑗𝐿)ୡ୰୧୲ is reported 
to be of about 3700 A/cm. While the extrusion is not the primary failure mode, similar studies 
and experiments were carried out to obtain the critical compressive stress and 𝑗𝐿 product for 
extrusion and dielectric breakage [26]. The via configuration effect will be discussed in the 
next section with further details. 
 21 
 
 
(a) Equilibrium: initial lattice with pre-existing defects 
(b) Void-Free: no new voids are formed while atom-vacancy are exchanged 
(c) Nucleation: new voids are nucleated yet electrically undetectable 
(d) Infant Void Growth: defect span the area and resistivity spikes 
(e) Mature Void Growth: wire resistance changes 
(f) Failure: threshold resistance increase reached 
Figure 1.10: Defect life span during mass transport.  
 
Grain Boundary Triple Point Grain 
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1.6. Classical Models 
1.6.1. Lifetime Analysis 
An important objective in electronic design is to deliver a device which ages slowly enough 
such that during its use time it may be considered reliable with expected performance. 
Therefore, a key information in the context of reliability is the device’s mean time to failure or 
lifetime.  
Since the wire resistance is progressively changing during mass transport, it is, therefore, 
critical to make sure that the interconnect networks can deliver the required signal or power. 
Voiding and extrusion, which are the extreme manifestations of mass transport alter the 
interconnect resistance and consequently affect the voltage or signal levels. A certain level of 
increase or decrease in resistance can be tolerated. Typically, when a considerable amount of 
change in resistance (e.g. accumulation or depletion leading to 10 to 20% change) occurs, the 
wire is considered permanently damaged. This change in resistance can end up causing: (1) 
Voiding: open or very low performance due to poor signal (2) Extrusion: short, leakage current 
or overheating due to current crowding in hillock area. One of the most widely employed for 
mean time to failure estimation is Black’s model [27]. 
Black’s model: Black considered electromigration (EM) as the sole driving force for 
material transport induced failure. He assumed that the mean time to failure is inversely 
proportional to the rate of mass transport due to atom flux caused by EM. Since EM is the 
consequence of momentum transfer between conducting electrons and metal atoms, the rate of 
mass transport is proportional to the density of ions, the density of conducting electrons and 
their momentum. He further assumed that the two latter quantities are proportional to the 
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current density, 𝑗. The former quantity is also known to follow an Arrhenius equation, where 
𝐸௔ is the activation energy for the reaction, 𝑘 is the Boltzmann constant and 𝑇 is the 
temperature. Hence, he derived the following model for the mean time to failure: 
𝑀𝑇𝐹 =
𝐴
𝑗ଶ
 exp ൬
𝐸௔
𝑘𝑇
൰ (1.17) 
where 𝐴 is a constant which encompasses the material and geometrical properties of the 
interconnect [27]. 
1.6.2. Stationary Analysis 
As it can be seen in Fig.1.7, the time for a defect to nucleate is quite a significant fraction 
of the whole aging process and the overall lifetime. Indeed, the nucleation of a defect is the 
most critical information in reliability analysis context as it determines whether a wire is 
immortal or not. The most commonly used model for immortality checking was developed by 
Blech [25, 20]. 
Blech’s model (defect nucleation): Mass-transfer induced aging in metallic interconnect 
caused by application of electric field, electromigration, has mechanical manifestations. Blech 
studied electromigration in thin aluminum films on titanium nitride, linked the electrical load 
to mechanical stress and suggested that stress build up is a possible explanation for EM 
retardation (Fig. 1.11). This relationship is stated as [20]:  
𝜕𝜎
𝜕𝑥
=
𝑒𝑍𝜌
𝛺
𝑗 (1.18) 
where 𝜎 is the hydrostatic stress, 𝑒 is the fundamental electron charge, 𝑍 is the effective charge 
number, 𝜌 is the electrical resistivity of metal and 𝛺 is the effective atomic volume.  
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Blech showed that the steady-state condition for wire mortality threshold requires that the 
forward electromigration flux is balanced by a backflow flux due to gradient of stress (i.e. zero 
net flow). In other words, critical amount of hydrostatic stress is required for electromigration 
to occur. If the stress difference between the cathode and anode ends is less than that needed 
for nucleation, the stress profile will evolve towards a steady state at which point the net atomic 
flux becomes zero and the wire is considered immortal. This is captured as a criterion on 
current density and length product:  
Δ𝜎 =
𝑒𝑍𝜌
𝛺
𝑗𝐿 (1.19) 
Given the critical stress, the maximum stress that a conducting line can withstand, a critical 
𝑗𝐿 product for electromigration in relation to stress-migration is called Blech product. There 
are usually two critical stresses for the maximum compressive and tensile stresses required for 
extrusion/hillcok (𝜎ୡ୰୧୲௛ ) and voiding (𝜎ୡ୰୧୲௩ ) to occur. They are essentially filters for determining 
the interconnect resilience to mass transport failure. This model is widely used in many 
reliability assessment CAD tools. 
 
Figure 1.11: Stress evolution as a result of electron wind force and back stress force. 
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1.6.3. Transient Analysis 
Blech observed and formulated the relationship between electromigration and stress. His 
work laid out the foundation for further advanced models. However, he did not explicitly 
address the hydrostatic stress evolution during the mass transport process. Korhonen developed 
a new model for transient evolution of voids [11, 28]. This model has been widely accepted by 
the research community. 
Korhonen’s model (evolution): As it was mentioned, a true reliability assessment must 
be obtained through material concentration. Prior to Korhonen’s model, there existed some 
older models based on Eq. (1.1) such as those presented in [17, 18]. However, gradient of 
concentration and electromigration were only considered as atomic flux driving forces. These 
modelling faced several limitations, among them an unrealistically low vacancy concentration 
for reaching the steady state and therefore unrealistic time for reaching the steady state. 
Consequently, employing those models for failure assessment results in inaccurate judgment. 
Shortcomings of those models were caused by not considering the back-stress force against 
electromigration that was observed by Blech.  
Kirchheim [11] introduced the first model based on Eq. (1.1) where he added an explicit 
driving force and therefore an individual atomic flux due to stress gradient beside 
electromigration flux. His model is the first true model reflecting the basis in Eq. (1.1) and is 
capable of capturing many physical effects. The model was devised based on volume change 
due to lattice relaxation. In this formulation, the generation/annihilation term, 𝐺, was modelled 
through the volumetric strain caused due to generation or annihilation of vacancy. The rate of 
volume change around a relaxed vacancy was described via Hooke’s law as the deviation of 
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vacancy concentration from its equilibrium, 𝑐௘௤, within the characteristic vacancy relaxation 
time, 𝜏. His model for vacancy generation and annihilation was similar to that of [17] but more 
accurate as he also considered a stress dependent equilibrium concentration. He further 
elaborated on different mechanisms of vacancy generation and annihilation in interfaces, grain 
boundaries and dislocations. The characteristic vacancy relaxation time is often considered as 
constant value and it has a significant impact on the overall stress development. In addition to 
this drawback, those models form a non-linear system of differential equations which must be 
solved numerically. To overcome such complications, Korhonen, cleverly eliminated the direct 
dependency on atom concentration and described the stress evolution along with 
electromigration by the following equation (Fig. 6) [29]: 
𝜕𝜎
𝜕𝑡
=
𝜕
𝜕𝑥
൤𝐷 ൬
𝜕𝜎
𝜕𝑥
−
𝑞𝜌
𝛺
𝑗൰൨ (1.20) 
where 𝐷 = ஽ೌ஻ஐ
௞்
 is denoted for diffusivity,  𝐷௔ is the atom diffusivity and 𝐵 is the applicable 
bulk modulus. One may notice the similarity between Korhonen’s model and the ones in [17, 
18] where 𝐷௩ is replaced by 𝐷௔𝐵Ω/𝑘𝑇. However, it was discussed by Korhonen that even 
though these models have similar expressions, using 𝐷௩ as the diffusion coefficient leads to a 
significant difference as 𝐷௩/𝐷 ≫ 1 [10]. That is why the models in [17, 18] resulted in 
unrealistically faster than expected steady state. Later, authors in [30] presented a more general 
model based on (1.12) in terms of both concentration and stress where they essentially obtained 
an identical model to Korhonen’s verifying that his assumptions were reasonable. The steady 
state condition presented by Blech (1.19), can be deduced from Korhonen’s model, (1.20). We 
later review the advanced models such as those presented in [31, 32, 33] which are essentially 
based on the extensions of classical models. 
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1.7. Classical Models Limitation 
Classical models for interconnect aging and reliability analysis reviewed in the previous 
sections suffer from three main limitations:  
Single Segment: These models (i.e. Black’s lifetime model, Blech’s criteria and 
Korhonen’s model) are devised for single segment end-to-end interconnect lines and cannot 
accommodate complex structures. Devising new models based on the existing modes that can 
handle complex multi-segment interconnect networks is addressed in this thesis. 
Temperature Agnosia:  The aforementioned models are temperature agnostic as they do 
not take temperature effects into account as an individual aging process. The focus of those 
models are electromigration and stress migration as perhaps in older technologies for which 
those experiments were conducted, thermal effects were not as problematic in terms of aging. 
However, for modern technologies heating in general and its repercussions have been a life-
threatening factor to interconnect reliability.  
Poor Integrability: In common verification methodologies, reliability analysis takes the 
very last stage of physical signoff checks. Also, as it was discussed before, examining material 
migration induced reliability of interconnect fundamentally requires multi-physics analyses. 
The classical models and their extended versions are based on hydrostatic stress analysis. The 
multi-physical nature of mass transport phenomenon (e.g. dealing with non-electrical or 
mechanical factors such as hydrostatic stress) makes this stage of verification hard to integrate 
with other signoff steps (performance, delay, power). Due to such poor integrability, many 
redundant iterations between various verification steps might occur. For example, a naïve 
change towards EM improvement may affect other critical factor such as timing. Indeed, lack 
of a homogenous methodology results in unwelcome cost and time.  
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1.8. Motivation and Contribution 
The limitations mentioned in the previous sections have been of a great concern for chip 
makers for a long time. Fig. 1.12, as a big picture of this thesis, shows that the explicit use of 
classical models for advanced technologies may result in significantly erroneous interconnect 
reliability misevaluation. In this thesis, we address all the three limitations stated above and 
propose novel models to overcome them. 
Multi-Segment: Material migration in complex interconnect structures with multi-
segment branches are not straight-forward. In other words, classical models for end-to-end 
wires cannot be employed for reliability analysis of complex nets. We investigated the mass 
transport phenomenon in multi-segment structures by studying stress evolution across the 
branches in a net. A new set of models are proposed which can accommodate complex 
interconnect networks with multiple nodes and branches. 
Temperature-Aware:  Using temperature agnostic models in verification flow is shown 
to be dangerous in terms of reliability misevaluation or unnecessary overdesign. Temperature 
has a very sophisticated mutual relationship with material migration. Since mass transport 
occurs through a diffusive process, therefore reliability is highly sensitive to temperature. 
Temperature and its distribution affect interconnect aging in various ways. Temperature profile 
characteristics namely temperature rise and temperature gradients not only affect other aging 
processes such as electromigration and stress migration but also considerably affect the aging 
directly through thermomigration. We discuss thermal effects on reliability of interconnects 
and propose new models which take temperature effects correctly into account through 
thermomigration.  
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High Integrability: True and comprehensive reliability analyses require multi-disciplinary 
physics where all electro-thermo-mechanical aspects of material migration are taken into 
account. However, other parts of verification flow mostly deal with merely electrical notations 
and factors. This has made the integration of reliability signoffs into other verification steps 
challenging. We observed an interesting relationship between non-electrical factors such as 
stress and temperature with electrical ones. We propose a novel mapping from hydrostatic 
stress and temperature to voltage. Then, a new voltage-based formalism is developed to 
translate non-electrical factors to voltage and can be universally used among different stages 
of verification such as performance, delay and power. This makes the mass transport induced 
analysis desirably integrated into common methodologies.  
While there have been some more recent works such as [31, 32, 33] addressing some of 
these limitations, this thesis delivers a comprehensive research on mass transport induced aging 
in interconnect networks considering all electro-thermo-mechanical factors. This research 
contains a profound amount of experiments, observations, mathematical models based on 
underlying aging physics, numerical analyses and a great body of discussion.  
The ultimate contribution of this research is the CAD tool, RAIN, which takes industry 
standard interconnect networks (consisting of multi-layer metallization stack with complex 
multi-segment layers) as input plus circuit analysis (e.g. SPICE) information and provides 
comprehensive reliability analysis taking all electro-thermo-mechanical factors into account 
with the focus on life time and immortality analyses.  
1.9. Thesis Organization 
The thesis is organized as follows:  
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Chapter 2 proposes a new model for immortality analysis of complex interconnect 
networks. The model is devised based on how stress is evolved and distributed across a multi-
segment structure based on atom conservation. We show that the different segments in a multi-
segment structure affect each other’s lifetime and immortality.  
Chapter 3 discusses the significance of thermal effects on interconnect aging. We propose 
a new model for non-uniform temperature distribution in interconnects under Joule heating. 
We show that neglecting thermal effect in temperature agnostic models and not modeling it 
through thermomigration may result in misevaluation of interconnect health or catastrophic 
unexpected failures. We propose a set of temperature-aware models for reliability assessment. 
We further discuss thermal effects in global and local interconnects in detail. 
In Chapter 4 we present new reliability assessment models for complex multi-segment 
structures by extending the models in the previous chapters taking thermal effects into account 
via thermomigration. 
In Chapter 5 we address the poor integrability limitation in classical models and propose a 
new voltage-based model where all electro-thermo-mechanical factors and effects are 
translated to voltage via a novel 1-to-1 mapping between stress evolution and voltage in 
interconnects line. This new transformation makes reliability signoff desirably integrable with 
other parts of verification methodologies such as performance and power analyses. 
In Chapter 6 we present a set of algorithms which are developed based on the findings in 
the previous chapter. The proposed algorithms employ the models presented in this research. 
These algorithms are used by RAIN, which is a tool developed for full chip reliability 
assessment of industry standard interconnect networks. 
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In Chapter 7, the heat generation, its non-uniform development and distribution within 
interconnect is investigated in detail. We developed a completely new model based on the 
fundamental heat generation. The developed model not only can be utilized for reliability 
analysis but also for a thermal analysis standalone tool.  
Chapter 8 concludes the dissertation and offers future research directions. 
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Chapter 2 
2Models for Complex  
Multi-Segment Interconnect 
Structures  
Majority of the existing experimental, theoretical and modeling works on electromigration 
(EM) are focused on simple, via-to-via structures, but complex interconnect structures have 
not been studied well. The lack of correct models for such interconnects may result in either 
conservative or weak design decisions which may result in catastrophic reliability failures. In 
this Chapter, we propose a physical model which holds for material migration as well as for 
lattice vacancy generation/annihilation. Using the developed model, we examine well known 
circuit level EM assessment methods by finite element modeling and simulation. This Chapter 
provides a compact model for EM analysis which can be employed in CAD tools. We also 
explain some recent experimental results and empirical models published by other researchers. 
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2.1. Introduction 
EM in IC chip interconnects, especially in power delivery network has been investigated 
for a long time. Many experiments have been carried out to help finding more EM resilient 
materials [34]. Several physics-based and TCAD models have been developed to capture the 
EM phenomenon including material and topology effects [11, 35]. On the other hand, circuit 
level EM assessment and validation techniques have not advanced at the same rate. Pioneering 
research conducted by Blech resulted in a compact EM validation criterion which determines 
the critical current density – wire length  (𝑗𝐿) product for void nucleation [20]. This study was 
performed for simple via-to-via interconnects. However, extending of Blech criterion to 
complex structures is still an active research. Foundries usually provide EM rules-based 
conditions on the interconnect geometry and current density for a specific technology. Industry 
standard CAD tools still use end-to-end Blech-effect-based techniques to determine mortality 
and immortality of net segments. Recently some EM assessment techniques have been 
developed [36, 37, 38] to address EM in complex structures.  
Establishing an EM assessment method is difficult because modeling of EM involves many 
underlying physical phenomena – those are difficult to observe, perceive and therefore model. 
Moreover, solving multi-physics equations of electromigration requires computationally 
complex numerical methods and capturing the results as a descriptive, comprehensive, scalable 
and accurate model is challenging.  
Most of the circuit-level EM studies have been performed for simple interconnect segments 
with blocking boundary conditions at both ends. Authors in [37] developed a methodology for 
circuit level EM assessment based on the findings in [36]. This method extends the Blech 
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criterion (𝑗𝐿௖௥௜௧) from one segment to a multi-segment tree. They showed that the maximum 
stress difference in an interconnect tree  Δ𝜎௠௔௫ is given by the path with the greatest sum of 
segment 𝑗𝐿 products. The effective 𝑗𝐿 product (𝑗𝐿௘௙௙) is then calculated and compared to the 
𝑗𝐿௖௥௜௧_௡௨௖. In this method, Δ𝜎௠௔௫ was assumed to be equal to 2𝜎௖௥௜௧_௡௨௖ where 𝜎௖௥௜௧_௡௨௖ is the 
critical tensile stress for a void to nucleate. This assumption can be valid for symmetric 
structures. However, in multi-branch nets with arbitrary topology, 𝑗𝐿௘௙௙ may reach Δ𝜎௠௔௫ but 
void nucleation may not occur since the stress in cathode is less than 𝜎௖௥௜௧_௡௨௖. Such situations 
occur for critical compressive stress for low-k dielectric breakage or extrusion. Immortality of 
a wire should be studied jointly with other wires connected within the same net. The amount 
of hydrostatic stress experienced by a wire depends on the stress in other segments. Therefore, 
a true EM validation can be achieved by obtaining stress distribution in the entire net. To 
include the effect of other connected segments, authors of [38] proposed a method to calculate 
effective current density based on atomic flux divergence at via nodes. This method only 
explains the effect of immediately adjacent segments and does not include the effect of other 
segments in the net, passive extensions or their material properties. It is known that Blech 
criterion for the end-to-end connection cannot be directly applied to multi-branch nets as it 
does not explain how connected segments affect each other. 
In this Chapter we present a detailed, systematic study of Blech effect-based model for EM 
in complex structures including the effect of adjacent segments and take into account current 
density as well as geometry, topology and material properties of interconnect. The presented 
model applies to passive and active elements.  
The model is justified not only by FEM simulations but is also matched to experimental 
observations. Finally, the Chapter provides insights for designers to take advantage of some 
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structures and adopt them to make the design more robust to EM. The presented model can 
easily replace the limited solutions in CAD tools which are mainly based on Blech analysis of 
straight end-to-end wires. 
2.2. Extending Blech’s Model to Multi-Segment 
Complex Interconnect Networks 
Electromigration has been studied extensively for simple interconnect segments with 
blocking boundary conditions at both ends. Stress evolution, void nucleation and failure 
conditions are well established for such structures. The compact model for simple structures is 
known as Blech length or Blech effect [20, 25]. In this work we consider copper (Cu) 
interconnects manufactured in dual damascene technology. We say that a connection is simple 
if it consists of a straight segment of Cu wire terminating at both ends at a via or a contact. An 
interconnect tree, also referred to as a net or a complex interconnect, consists of a Cu structure 
within one layer of metallization which terminates at diffusion barriers such as vias or contacts. 
The diffusion barriers allow electrons to pass through but block the movement of atoms. The 
finite element simulations are performed for direct current (DC) in bamboo-like dual 
damascene Cu interconnects with Ta liner, and SiNx capping embedded in a low-k dielectric.    
Authors in [36] extend the Blech criterion (𝑗𝐿௖௥௜௧) from one segment to a multi-segment 
tree. They showed that the maximum stress difference in an interconnect tree,  Δ𝜎௠௔௫ , is given 
by the path with the greatest sum of segment 𝑗𝐿 products: 
Δ𝜎௠௔௫ =  
𝜌𝑒𝑍∗
Ω
(𝑗𝐿)௘௙௙ (2.1) 
where 
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(𝑗𝐿)ୣ୤୤ = maxୟ୪୪ ୨୳୬ୡ୲୧୭୬ 
୮ୟ୧୰ୱ ୧,୨
෍ 𝑗௞𝐿௞
௞
 (2.2) 
The effective 𝑗𝐿 product (𝑗𝐿ୣ୤୤) is then calculated and compared to the 𝑗𝐿ୡ୰୧୲.  Using their 
method the failure due to the void saturation can be checked by comparing 𝑗𝐿ୣ୤୤ to 𝑗𝐿ୱୟ୲. In 
this method, Δ𝜎୫ୟ୶ is assumed to be equal to 2𝜎ୡ୰୧୲ where 𝜎ୡ୰୧୲ is the critical tensile stress for 
a void to nucleate. This assumption can be valid for symmetric structures. However, in multi-
branch nets with arbitrary topology, 𝑗𝐿ୣ୤୤ may reach Δ𝜎୫ୟ୶ but void nucleation may not occur 
because the stress at the cathode may be less than 𝜎ୡ୰୧୲. Such situations occur for critical 
compressive stress for low-k dielectric breakage or extrusion. Although this model is very 
powerful, it does not capture the effect of segments adjacent to the path with the highest sum 
of the 𝑗𝐿 products, yet not belonging to it. In other words, while the max 𝑗𝐿 product remains 
the same, the entire stress distribution might be affected by the segments not on the path with 
the maximum sum of the 𝑗𝐿 products. For instance, consider two nets shown in Fig. 2.1; the 
only difference between these nets is the connectivity at node 𝑏ଵ (or 𝑏ଵ′). In Fig 2.1 net I has a 
branch 𝑎ଵ𝑎ଶ which is connected to the net on the same layer. On the other hand, net II has an 
alternative configuration in which the segment 𝑎ଵ′𝑎ଶ′ is connected through a via below at 𝑏ଵ′. 
Based on the method developed in [36] and continued in [37], both configurations, have the 
same 𝑗𝐿ୣ୤୤ =
ଶଽ
ସ
𝑗𝐿 (the path with greatest summation of 𝑗𝐿 is marked by the broken line arrow). 
This is, both structures should experience the same EM conditions. But the stress distributions 
on net I and net II are different. In other words, even though (𝑗𝐿)ୣ୤୤ are the same in these 
structures, due to the other segments configuration (i.e. 𝑎ଵ𝑎ଶ in net I and 𝑎ଵ′𝑎ଶ′ in net II), the 
overall stress distribution is different.  
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Figure 2.1: A multi-segment net. 𝑗𝐿ୣ୤୤ = maxΣ𝑗𝐿 is the same when segment 𝑎ଵ′𝑎ଶ′ is connected 
to 𝑏ଵ′ as a side branch directly in the same layer or when a1a2 is connected through a via to the 
lower layer. Red and green dots indicate a via above and via below, respectively. Hydrostatic 
stress along the broken line near the interface is shown at the bottom (in all figures arrows show 
electron flow j= 10 mA/umଶ). 
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Fig. 2.1 shows the hydrostatic stress along the broken line (i.e. the path with greatest Σ𝑗𝐿). 
In this particular example, analyzing stresses in different nodes and juxtaposing them with the 
corresponding nodes in the other structure demonstrates this disparity. The number of atoms 
accumulated in the anodes 𝑎ଷ and 𝑎ସ of net I is greater than in the anodes 𝑎ଷ′ and 𝑎ସ′of net II, 
since the only places for accumulation of atoms migrating from the cathode ends are 𝑎ଷ and 
𝑎ସ . On the other hand, in net II, atoms can be accumulated in 𝑎ଵ′,𝑎ଶ′, 𝑎ଷ′ and 𝑎ସ′ . Therefore, 
the compressive stresses in nodes 𝑎ଷ and 𝑎ସ are less than those of node 𝑎ଷ′ and 𝑎ସ′ . Similarly, 
node 𝑏ଵ is experiencing a large atom flux divergence since the segment 𝑏ଵ𝑐ଵ supplies more 
atoms than what is taken by segments 𝑏ଵ𝑎ଷ and 𝑏ଵ𝑎ସ. However, in net II, 𝑏ଵ ᇱ is experiencing 
less atomic flux divergence since 𝑏ଵ′𝑎ଵ′ and 𝑏ଵ′𝑎ଶ′ also contribute in atom accumulation (i.e. 
atom suction). This disparity in stress is caused by the fact that the via located in 𝑏ଵ in net I 
only supplies electrons but no atoms. Yet, node 𝑏ଵ′ is supplied with atoms by the wire segments 
𝑏ଵ′𝑎ଵ′ and 𝑏ଵ′𝑎ଶ′. Likewise, cathode 𝑐ଶ′ of net II experiences less back stress (since atoms can 
distribute among more branches) and therefore supplies more atoms (i.e. more atoms are 
depleted) compared to cathode 𝑐ଶ in net I. Thus, the tensile stress in cathode 𝑐ଶ  is less than 
that of cathode 𝑐ଶ′. These differences may result in different failure mechanisms. One structure 
may even be immortal and the other one may be mortal.  
Another effort to model immortality in complex interconnect is presented in [38]. The 
authors propose a method to calculate effective current density based on atomic flux 
divergence at each via node. This method states that the effective atomic flux can be expressed 
as 𝑗ୣ୤୤ = (𝐹௅𝐹ௐ𝐹஻)𝑗 where 𝐹௅, 𝐹ௐ and 𝐹஻ model the non-electrical effects such as length, width 
and wire segment interaction on the atomic flux of a lead. Then, effective current density 
divergence at each node is calculated by 𝑗ୣ୤୤.ୢ୧୴ = Σ𝑗ୣ୤୤. The limitation of this model is that it 
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only explains the effect of the immediately adjacent segments and does not include the effect 
of other segments in the net, passive extensions, or their material properties.  
We believe that the method presented in this work has broader and more accurate 
applications. It not only includes the non-electrical and interaction effects of adjacent segments 
but also explains the non-electrical effects of all connected segments as well as the effects of 
passive wire extensions. 
2.3. New Models  
2.3.1. Immortality 
In the previous Section, using complex structures (Fig 2.1), we have shown that the sole 
usage of 𝑗𝐿௘௙௙ does not capture the effect of connected segments. In this Section, we present 
a model that together with (2.1) can capture the effect of all connected segments. This model 
offers a systematic way of determining the actual (𝑗𝐿)௘௙௙ and the actual stress distribution 
based on the atom conservation principle:  
ම 𝑐 𝑑𝑉 = 𝑁଴
௡௘௧
 (2.3) 
where 𝑐 is the concentration of atoms along the net and 𝑁଴ is the total number of atoms. The 
total number of atoms must be equal in the initial state and in the steady state. In other words, 
the number of atoms accumulated and depleted in different segments of the net is zero: 
 ම Δ𝑐 𝑑𝑉
௡௘௧
= 0 (2.4) 
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From Blech’s equation (2.1), it can be seen that the maximum stress difference (Δ𝜎) is 
proportional to 𝑗𝐿. A first order approximation of 𝜎 depends linearly on the concentration of 
atomic lattice sites 𝐶 by: 
𝑐 = 𝑐଴ exp ቀ−
𝜎
𝐵
ቁ ≈ 𝑐଴(1 −
𝜎
𝐵
) (2.5) 
where 𝑐଴ is the initial concentration, 𝐵 is the effective bulk modulus. At the steady state Δc is 
equal to 𝑐଴
ఙ
஻
. Thus, the total number of added/removed atoms in a segment (or branch): 
න Δ𝑐𝑑𝑉
ୱୣ୥୫ୣ୬୲
= න 𝑐଴
𝜎
𝐵
𝑑𝑉
ୱୣ୥୫ୣ୬୲
=  ൬𝑐଴
𝜎௔௡௢ௗ௘
𝐵
− 𝑐଴
𝑍∗eρ
2BΩ
𝑗𝐿൰ 𝑉 (2.6) 
Thus, 
න Δ𝑐𝑑𝑉
௦௘௚௠௘௡௧
= ൬𝑐଴
𝜎௔௡௢ௗ௘
𝐵
− 𝑐଴
Δ𝜎
2𝐵
൰ 𝑉 =  
𝜎௔௡௢ௗ௘ + 𝜎௖௔௧௛௢ௗ௘
2𝐵
𝑉. (2.7) 
Therefore, the original integral of atom concentration change is written as follows: 
න Δ𝑐 𝑑𝑉
௡௘௧
= ෍ න Δ𝑐 𝑑𝑉
௦௘௚௠௘௡௧௡௘௧
. (2.8) 
Thus, 
   ෍
𝜎௞ି௔௡௢ௗ௘ + 𝜎௞ି௖௔௧௛௢ௗ௘
2𝐵௞௦௘௚௠௘௡௧௦ ௞
𝑉௞ = 0 (2.9) 
where 𝑉௞ is the volume of segment-𝑘 [39].  
If the cross-sectional area of the net is assumed to be constant everywhere as well as the 
effective bulk modulus, the model can be compacted to: 
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   ෍ (𝜎௔௞ + 𝜎௖௞)
ୱୣ୥୫ୣ୬୲ ௞
𝐿௞ = 0 (2.10) 
where 𝜎௔௞, 𝜎௖௞ and 𝐿௞ are the hydrostatic stress in anode and cathode ends and the length of 
segment-𝑘, respectively.  
The presented model, indeed, consists of equation (2.10) together with Blech’s original 
equation (2.1) and the maximum summation of the 𝑗𝐿 products (2.2). This model holds true 
for any multi-segment complex structure. 
As an example, the stress distribution is calculated for the nets shown in Fig 2.2. It is 
assumed that the cross sectional area of the net is constant everywhere as well as is the effective 
bulk modulus. 
For net I: 
𝜎௕ − 𝜎௔ = −
𝑍∗eρ
Ω
𝑗𝐿 (2.11) 
𝜎௖ − 𝜎௕ = −
𝑍∗eρ
Ω
2𝑗𝐿 (2.12) 
and using (2,9): 
𝜎௕ + 𝜎௔
2𝐵௔௕
𝑉௔௕ +
𝜎௖ + 𝜎௕
2𝐵௕௖
𝑉௕௖ = 0 (2.13) 
𝜎௕ + 𝜎௔
2𝐵௔௕
𝐴௔௕𝐿௔௕ +
𝜎௖ + 𝜎௕
2𝐵௕௖
𝐴௕௖𝐿௕௖ = 0 (2.14) 
therefore,  
𝜎௔ =
5𝑍∗eρ
4Ω
𝑗𝐿, 𝜎௕ =
𝑍∗eρ
4Ω
𝑗𝐿, 𝜎௖ = −
7𝑍∗eρ
4Ω
𝑗𝐿. (2.15) 
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Similarly for net II,  
𝜎௕ᇱ − 𝜎௔ᇱ = −
𝑍∗eρ
Ω
𝑗𝐿 (2.16) 
𝜎௖ᇱ − 𝜎௕ᇱ = −
𝑍∗eρ
Ω
2𝑗𝐿 (2.17) 
𝜎௖ᇱ − 𝜎௕ᇱ = −
𝑍∗eρ
Ω
2𝑗𝐿 (2.18) 
 
 
Figure 2.2: Graphical proof of atoms conservation based the hydrostatic distribution (j=
𝟏𝟎𝒎𝑨/𝒖𝒎𝟐).  
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and 
𝜎௕ᇱ + 𝜎௔ᇱ
2𝐵௔ᇱ௕ᇱ
𝑉௔ᇱ௕ᇱ+=
𝜎௕ᇱ + 𝜎ௗᇱ
2𝐵ௗᇱ௕ᇱ
𝑉ௗᇱ௕ᇱ +
𝜎௖ᇱ + 𝜎௕ᇱ
2𝐵௕ᇱ௖ᇱ
𝑉௕ᇱ௖ᇱ = 0 (2.19) 
accordingly, 
𝜎௕ᇱ + 𝜎௔ᇱ
2𝐵௔ᇱ௕ᇱ
𝐴௔ᇱ௕ᇱ𝐿௔ᇱ௕ᇱ +
𝜎௕ᇱ + 𝜎ௗᇱ
2𝐵ௗᇱ௕ᇱ
𝐴ௗᇱ௕ᇱ𝐿ௗᇱ௕ᇱ +
𝜎௖ᇱ + 𝜎௕ᇱ
2𝐵௕ᇱ௖ᇱ
𝐴௕ᇱ௖ᇱ𝐿௕ᇱ௖ᇱ = 0 (2.20) 
therefore,  
𝜎௔ᇱ =
𝑍∗eρ
Ω
𝑗𝐿, 𝜎ௗᇱ =
𝑍∗eρ
Ω
𝑗𝐿, 𝜎௕ᇱ = 0, 𝜎௖ᇱ = −
2𝑍∗eρ
Ω
𝑗𝐿. (2.21) 
Fig 2.2 illustrates these computations, where ఙ್ାఙೌ
ଶ
𝐿௔௕ and 
ఙ೎ାఙ್
ଶ
𝐿௕௖ are the marked areas 
of rectangles 𝑆௔௕ and 𝑆௕௖. Based on the atomic conservation, the absolute values of these areas 
must be equal. On the other hand, for net II,  ఙ್ᇲାఙೌᇲ
ଶ
𝐿௔ᇱ௕ᇱ and 
ఙ್ᇲାఙ೏ᇲ
ଶ
𝐿ௗᇱ௕ᇱ represent the areas 
of rectangles 𝑆௔ᇱ௕ᇱ and 𝑆ௗᇱ௕ᇱ which correspond to the segments 𝑎′𝑏′ and 𝑑′𝑏′ respectively.  
According to the atomic conservation, the summation of these areas must be equal to the 
area of 𝑆௕ᇱ௖ᇱ which is calculated as 
ఙ೎ᇲାఙ್ᇲ
ଶ
𝐿௕ᇱ௖ᇱ. Comparing hydrostatic stress of corresponding 
nodes in net I and II shows that having segment 𝑑′𝑏′ affects the stress distribution by − ௓
∗ୣ஡
ସஐ
𝑗𝐿  
tensile stress. Note that, node 𝑏 is experiencing an atom flux divergence since the segment 𝑏𝑐 
supplies more atoms than what is taken by segment 𝑏𝑎. This atomic flux divergence results in 
stress. However, in net II, 𝑏ᇱis not experiencing atomic flux divergence since 𝑏′𝑎′ and 𝑏′𝑑′ 
together take same amount of atoms depleted from segment 𝑐′𝑏′. Therefore, 𝑏ᇱ experiences 
zero stress.  
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This model provides an accurate systematic way to find EM prone sections of any multi-
segment interconnect structure by calculating the stress distribution over the entire net using 
(2.10) together with Blech’s equation (2.1) and the max summation of the 𝑗𝐿 products (2.2).   
2.3.2. Length Effect – Active Element 
In addition to current density, the stress growth in an interconnect depends not only on its 
geometry but also on the geometry of other segments of the same net. The effect of geometry, 
including length, width and thickness are all captured by (2.2) and (2.10).  
              
 
Figure 2.3: Current and stress distribution in two back-to-back connected segments with 
different lengths. The graph shows the effect of length on immortality (j= 𝟏𝟎𝒎𝑨/𝒖𝒎𝟐). 
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Fig. 2.3 shows the effect of length of adjacent segments. In both nets, all segments carry 
the same current density J, flowing into the middle via. This can also be explained by the back 
stress built up in a shorter segment. In net II, the shorter segment sucks fewer atoms from the 
middle via compared to symmetric situation in net I. Such effects have been explained in [38] 
based on atomic divergence. However, we show that the model consisting of jLeff  and (2.10) 
is also able to explain the effect of geometry with no new conventions and holds for segment 
interactions as those discussed in [38]. The effect of width and thickness are also captured 
similarly using the proposed compact model [39].  
2.3.3. Length Effect – Passive Elements  
The effects of passive elements (i.e. metal extensions with zero current) such as those 
added at cathode (reservoir), or anode (sink), or dummy vias have been investigated in many 
works [40]. However, a compact model suitable for CAD tools that can explain and model the 
underlying physics has not been proposed.  
Our method not only explains the active segments but also offers a general model for 
reservoir and sink extension. Fig. 2.4 shows interconnect of a length L. This segment is 
connected to a reservoir of lengths 𝐿௥  and sink of length 𝐿௦. Solving equations (2.9) and (2.10) 
for the net shown in Fig. 2.4 is as follows: 
 
Figure 2.4: An arbitrary active segment, attached to two inactive segments (sink and 
reservoir with the length of 𝑳𝒔 and 𝑳𝒓, respectively). 
 
active segment (sink ( reservoir (
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𝜎௖ − 𝜎௔ = −
𝑍∗eρ
Ω
𝑗𝐿 (2.22) 
𝜎௥ − 𝜎௖ = −
𝑍∗eρ
Ω
0𝐿 → 𝜎௥ = 𝜎௖ (2.23) 
𝜎௔ − 𝜎௦ = −
𝑍∗eρ
Ω
0𝐿 → 𝜎௦ = 𝜎௔ (2.24) 
𝜎௥ + 𝜎௖
2𝐵௥௖
𝑉௦௖ +
𝜎௖ + 𝜎௔
2𝐵௖௔
𝑉௖௔ +
𝜎௔ + 𝜎𝑠௥
2𝐵௔௦
𝑉௔௦ = 0 (2.25) 
We assume that the cross sectional area of the net is constant everywhere as well as is the 
effective bulk modulus. Thus, the stresses at the cathode and anode ends of the active segment 
in presence of the extensions are: 
𝜎௔ =
𝐿 + 2𝐿௥
2(Lୱ + L + L୰)
𝑗𝐿 (2.26) 
𝜎௖ = −
𝐿 + 2𝐿௦
2(Lୱ + L + L୰)
𝑗𝐿 (2.27) 
Therefore, the critical current density for interconnect void nucleation in a wire connected 
to a passive reservoir and a sink is: 
 𝑗ୣ୶୲ୣ୬ୱ୧୭୬ିୡ୰୧୲୧ୡୟ୪ =
Lୱ + L + L୰
𝐿 + 2𝐿௦
𝑗௖௥௜௧௜௖௔௟ (2.28) 
The critical current density for extrusion can be similarly obtained. 
Fig. 2.5 shows the effect of extension on the active segment. Reservoirs in general improve 
EM performance as they provide extra atoms to the cathode and decrease the tensile stress. On 
the other hand, sinks in general degrade EM performance by reducing the back stress built up 
at anode. The simulation results explain experimental results reported in [41]. 
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2.4. Conclusion 
Electromigration has been studied extensively for simple interconnect segments with 
blocking boundary conditions at both ends. Stress evolution, void nucleation and failure 
conditions are well established for such structures. The compact model for simple structures is 
known as Blech length model or Blech effect. In [20], the steady state solution for vacancy/atom 
              
 
Figure 2.5: Current and stress distribution in two back-to-back connected segments with 
no electric current. The graph shows the effect of passive segments (j= 𝟏𝟎𝒎𝑨/𝒖𝒎𝟐). 
 49 
 
continuity equation was studied by Blech. The result is a compact EM validation criterion 
which determines the critical product of current density and wire length (jL) for void nucleation 
[20]. However, these studies were performed for simple via-to-via interconnects and could not 
be used for multi-segment structures. While extending Blech criterion to complex structures 
was studied in some papers [36, 38], they have limitation in terms of either capturing all effects 
or in accuracy. The model proposed in this Chapter computes the stress distribution and 
captures the electrical and non-electrical effects of all segments connected in a net. The 
presented compact model can be easily used in CAD tools to replace inaccurate EM failure 
prediction. This model is also capable of capturing the effect of passive extensions. Application 
of this model offers design guidance. This model is justified by finite element implementation 
of vacancy continuity equation and matched with similar experimental results. 
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Chapter 3 
3Models Considering Thermal Effects 
In this Chapter, we investigate the effect of electrically induced thermal effects on interconnect 
reliability and aging. We provide an overview of the material transport underlying physics and 
study all aging processes including electromigration, stress-migration, and thermomigration. 
We discuss the impact of technology scaling on electro-thermo-mechanical reliability with an 
emphasis on Joule heating. We propose new models for uniform and non-uniform temperature 
evolution and its steady state distribution in interconnects. We demonstrate that neglecting 
thermal effects in modern technologies may lead to incorrect conclusions about interconnect 
mortality. We introduce new models for reliability assessment capturing thermal, electrical and 
mechanical requirements simultaneously leading to criteria for accurate temperature-aware 
mortality assessment of interconnects. The proposed models are employed in many 
experiments to demonstrate how various temperature profiles affect voiding and hillock 
formation. These models are verified by comparing the results against finite element 
experiments. We also provide a detailed explanation of aging in advanced-technology-
manufactured local and global wires.  
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3.1. Introduction 
Device reliability is often nonnegotiable, and is crucial for sensitive applications such as 
medical, autonomous vehicles, and space craft. Interconnect aging and failures induced by 
mass transfer has become a key reliability issue due to the scaling of interconnects in modern 
ICs.  
In accurate interconnect reliability and lifetime assessment models, all thermal, electrical, 
and mechanical aspects of mass transfer need to be simultaneously taken into account.  Electric 
field applied to a wire causes gradual movement of ions due to momentum transfer between 
conducting electrons and diffusing metal atoms. This phenomenon is called electromigration 
(EM). EM has been linked to mechanical effects via hydrostatic stress buildup by Blech [25, 
20]. Thermal aspects of mass transport induced aging, due to complexity, have not been fully 
coupled with electro-mechanical models. It has been experimentally observed that aging and 
failure of interconnects in VLSI chips are temperature-dependent  [42, 12, 43, 44] but the 
existing reliability models do not capture thermal effects correctly. Common approach is to 
add a non-varying temperature rise Δ𝑇 due to Joule heating obtained from thermal analysis to 
models used for EM analysis without considering the true mutual relationships of thermal and 
electro-mechanical effects [45, 5]. This simplistic treatment ignores thermal gradient and 
thermal migration issues leading to incorrect reliability assessment and catastrophic failures. 
This is particularly worrying in stressed scenarios such as scaled interconnect in 3D IC devices.  
Temperature has three main effects on mass transfer induced aging: (1) during the 
annealing process, residual stress builds up due to differences in thermal expansion coefficients 
of  materials adjacent to the interconnect line [5, 28, 46]; (2) electromigration is enhanced at 
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high temperatures due to faster atomic diffusion [42, 12, 43, 44, 10]; (3) heat transfer creates 
temperature gradients which themselves cause atomic motion from hot to cool places due to 
thermomigration (TM) [12, 13, 14, 15].  
The first problem (initial built-in stress) occurs prior to device use. Residual stress may 
cause atomic motion before EM and TM during circuit operation. Initial stress is generated 
during the system cooling process from the stress free annealing temperature 𝑇௔௡௡௘௔௟ down to 
the use temperature 𝑇. This problem is relatively straight forward and has been investigated by 
many researchers [47]. A primary source of this thermally induced residual stress, 𝜎், is the 
difference in the coefficients of thermal expansion of the metal, 𝛼௠, and confinement 𝛼௖, 
modeled by 𝜎் = 𝐾(𝛼௠ − 𝛼௖)(𝑇௔௡௡௘௔௟ − 𝑇) where 𝐾 is the modulus of elasticity. The atomic 
motion due to stress gradients is called stress-migration (SM) [5, 28].  
The second problem (thermally enhanced EM) is significant since atomic diffusion is very 
sensitive to temperature. Temperature-varying diffusion lifetime analysis is required for 
including the thermal effects in defect nucleation or growth [48].  
The third problem (thermomigration) relates heat flow to atomic flow. Temperature 
gradients created by Joule heating cause atoms to move from hot to cool places. Complete 
description of mass flow requires considering Joule heating, electromigration, and stress 
migration, together [49].  
This Chapter investigates thermomigration under steady state conditions to obtain 
temperature-dependent mortality criteria. The main contributions are: Section 2: (a) reviews 
existing methodologies combining thermal effects and electro-mechanical effects, (b) reviews 
Blech’s model and shows the inaccuracy of simplistic methods. Section 3: (a) briefly revisits 
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material transport underlying physics, (b) presents new models for reliability assessment 
including thermal effects and (c) introduces new criteria capturing both thermal requirements 
and EM. Section 4: (a) discusses the effect of technology scaling on electro-thermo-mechanical 
reliability including thermal effects and (b) provides a detailed explanation of aging processes 
in local and global wires manufactured in advanced technologies. Section 5: (a) presents 
experimental results for various benchmarks to validate the proposed models, (b) presents a 
discussion how various temperature profiles affect voiding and hillock formation. Chapter 8 
provides a detailed derivation of the new models for temperature evolution and its non-uniform 
distributions.  
To our best knowledge, these are the first compact models to analyze the aging of 
interconnects including EM, SM and TM effects. The new models explain several 
experimental observations (e.g. unexpected mortality or immortality) that were inexplicable 
before. 
3.2. Existing Methodologies and Models 
3.2.1. Existing Methodologies  
It is a common practice that a uniform temperature rise Δ𝑇 due to Joule heating obtained 
from thermal analysis is simply added to temperature T in expressions used for EM analysis 
(e.g. Blech based model) without considering the true mutual correlation of thermal and 
electro-mechanical effects [44, 45, 50]. Undesired chip behaviors as well as time-consuming 
and non-converging reliability assessments are the common expensive outcomes of such 
models. It is not surprising that chip designers often overcompensate the inaccuracy of the 
models embedded in the tools by overdesigning the interconnects or employing overly 
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tightened rules. This is an undesirable and expensive approach in terms of time and cost [51, 
52]. 
An advanced model such as [53] considers time-varying temperature, however, 
temperature is assumed to be uniform across the entire long line. The relationship between the 
temperature profile (Joule heating) formation and current density (EM) is not addressed. To 
model the underlying physics of thermal effect correctly, temperature effect caused by Joule 
heating should be modeled through thermomigration. The authors in [54] present a hierarchical 
wire mortality conditions related to lifetime. However, the model does not take temperature 
gradients and thermomigration into account and complex numerical procedures are required in 
this method. Also, the effect of temperature on diffusion coefficient is often ignored or treated 
simplistically in many existing models [55]. Other filtering approaches exist for multi-segment 
interconnects in nominal temperature [56, 31]. These recent approaches in their core employ 
the model presented in [29] describing hydrostatic stress evolution which does not consider 
TM.  
In current physical design practices and verification methodologies, lifetime checks, and 
thermal analysis are commonly done in different signoff steps without considering their true 
correlation. It is a common practice that critical current density and wire length are often 
determined by temperature-agnostic EM models and then combined with temperature rise 
threshold. However, they should be coupled and modeled jointly. Electromigration changes 
the resistivity and causes Joule heating. Joule heating, on the other hand, affects 
electromigration due to diffusivity (temperature rise or ΔT) and atoms motion due to 
thermomigration (temperature gradients or ∇T). 
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Due to temperature agnostic electromigration models, two hazardous situations may occur: 
(1) in some cases, the models may wrongly scrutinize reliability in unfailing parts and 
consequently impose unnecessary design tightening; (2) in some other cases, the models may 
underestimate serious reliability problems causing unpredicted behaviors or catastrophic 
failures to occur. The existing models for mass transfer induced reliability evaluation are 
usually pessimistic in case of interconnect voiding and optimistic when extrusion occurs. 
3.2.2. Existing Models  
Blech’s model is devised for metallic wire aging induced by application of electric field 
and its relationship with mechanical stress. In this model, thermal aspects of aging are not 
considered. As a result, this model is not sufficient for a comprehensive reliability evaluation. 
To account for thermal effects, it is often employed with extra design rules enforced by thermal 
load (e.g. a threshold for ΔT) due to Joule heating [44].  
 Fig. 3.1 demonstrates that excluding thermal effects from material migration induced 
aging results in ever-increasing inaccuracy in reliability evaluations. Thermal effects caused 
by Joule heating influence stress evolution in advanced technologies more severely than 
before. Depending on the temperature distribution caused by ohmic heating, the final stress 
profile predicted by Blech-based models may have non-negligible errors. In the experiment 
shown in Fig. 3.1, global wires are layer 8 (M8) metal wires in 45nm and 10nm Intel’s 
technology interconnect stacks, with lengths of 192um and 48um, respectively. Local wires 
are layer 2 (M2) metal wires in 45nm and 10nm Intel’s interconnect stacks, with lengths of 
44um and 15um, respectively.  Even though by technology scaling jL product increases, in this 
experiment, jL is conservatively kept constant for the wires in both technologies.  
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The wires are typical end-to-end straight wires extracted from technology-scaled 
interconnect stacks from IBM benchmark [57]. The wires are constructed with geometrical and 
material properties for copper, liners, cap and dielectric by Intel [58, 59].   
                   
                   
 
location across wire     location across wire 
 
 
Figure 3.1: Impact of thermal effects on stress formation through technology scaling. The 
stress profile in (a) a global and (b) a local interconnect without (solid line) and with (dashed 
line) thermal effects.  
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The global wire in 10nm technology experiences higher temperature rise and greater 
temperature gradients due to technology enforced requirements such as denser design, higher 
current density, lower dielectric constant and thermal conductivity. Blech’s model indicates 
that the wire will not suffer from voiding or extrusion. As it can be seen in Fig. 3.1 (a), Blech’s 
model predicts higher tensile stress (pessimistic) and lower compressive stress 
(wrong/optimistic) in the wires under a typical ∩ shape temperature distribution caused by 
Joule heating. This ever-increasing effect is more severe in advanced technologies. In Fig. 3.1 
(a), thermal effect causes the anode to experience greater compressive stress that cannot be 
detected by the existing models. The finite element method (FEM) experiments reveal that 
Blech’s model does not assess correctly the overall reliability of global interconnects under 
thermal loads.  
More interestingly, local wires are typically considered to be safe using Blech short length 
effect. However, for advanced technologies, they not only suffer from similar problems as 
global wires (e.g. higher current density and lower thermal conductivity), but technology 
scaling additionally depresses the electrical and thermal conductivity of copper wires with 
dimensions finer than copper mean free path. The higher electrical resistivity and lower 
thermal conductivity accompanied by higher current density greatly affect stress evolution. In 
Fig. 3.1 (b), local wires are both under the same condition (e.g. ambient temperature) with a 
typical ∪ shape temperature profiles. Tensile stress in the cathode of the wire in 10nm 
technology exceeds the critical stress for voiding and therefore a dangerous voiding is missed 
by simply Blech model-based filtering.  
The test conditions (e.g. current density and temperature distribution) in our experiments 
are relatively conservative, whereas the wire can easily experience more acute temperature 
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loads and gradients due to microstructure nature of metal [60, 61]. Nevertheless, our 
experiments indicate that not including thermal effect properly and simultaneously with 
electromigration may be the culprit for many unexpected behaviors and device failures [42, 
43, 44, 62]. The technology-dependent data in our experiments setup are extracted from [58, 
63].  
The gap between the stress profiles when Joule heating is included and not included is 
much greater in more advanced technologies [64]. 
3.3. New Models for Reliability Assessment with 
Thermal Effects 
In Blech’s model only the effects of electromigration and stress migration are taken into 
account. The model is derived from the conditions on dynamic equilibrium between atomic 
flux due to EM and the flux due to SM (i.e. 
𝐽୉୑ + 𝐽ୗ୑ = 0). However, this model has two shortcomings: (1) It does not allow us to 
distinguish between the relative contribution to Δ𝜎 of the anode and cathode regions (i.e. 
(1.19)). (2) Thermal effects are not captured (i.e. TM is not considered). 
The first shortcoming is resolved in [39] where a model for determining the individual 
stress values at anode and cathode rather than the stress difference is proposed. The second 
shortcoming is addressed in [65] and resolved in this work with a focus on various thermal 
profiles in local and global interconnects. 
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3.3.1. Modeling Δ𝜎 
In contrast to other models such as Blech’s model, we consider the mutual interactions 
between electrical, thermal and mechanical aspects of interconnects aging. Steady state of a 
system under material migration is achieved when all atomic fluxes cancel each other out (i.e. 
𝐽୉୑ + 𝐽ୗ୑ + 𝐽୘୑ = 0). Considering fluxes in (2.6) - (2.11), in one dimensional model, yields: 
𝜕𝜎
𝜕𝑥
=
𝑒𝑍
Ω
𝑗𝜌 +
𝑄
Ω𝑇
𝜕𝑇
𝜕𝑥
 (3.1) 
This is similar to Eq. (3.1) with thermal effects. Solving this ordinary differential equation 
by integration, yields a useful and accurate model for stress distribution as follows: 
𝜎(𝑥) =
𝑒𝑍𝜌
𝛺
𝑗𝑥 +
𝑄
Ω
ln 𝑇(𝑥) + constant (3.2) 
where constant can be readily obtained by boundary conditions. Hence, the difference between 
the stripe ends can be expressed through: 
𝛥𝜎 =
𝑒𝑍𝜌
𝛺
𝑗𝐿 +
𝑄
Ω
𝛥 ln 𝑇 (3.3) 
One may argue that temperature is usually distributed symmetrically (i.e. ∩ shape) along 
the wire due to vias [66] (i.e. the ends carry the same temperature as underlying metal layer), 
therefore 𝛥 ln 𝑇 on the right side of (3.3) may be small causing the last term to vanish. While 
the assumption that both wire ends carry the same temperature can be easily violated in dense 
3D integrated circuits, ignoring temperature rise even with the same temperature at cathode 
and anode will miss some significant information. In other words, even though having the 
same temperature at both ends results in the same Δ𝜎 as when temperature is not considered, 
the stress profile in the steady state as well as time to failure are very different. In all 
experiments conducted in Fig 3.1 (a) and (b), the strip ends carry the same temperature. 
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However, the stress profile is distinctly different for the case where TM is included versus the 
case it is not included. In the next Section, we will show that the main effect of temperature is 
on the absolute value of stress at each point including anode and cathode, rather than their 
difference. 
3.3.2. Modeling 𝜎 
Blech’s condition, (1.19) distinguish between the relative contribution to Δ𝜎 of the anode 
and cathode regions. In other words, it does not provide values for stress in anode, 𝜎ୟ, or 
cathode, 𝜎ୡ. In [39], we proposed a formula (based on atom conservation) that offers an extra 
relationship between 𝜎ୟ and 𝜎ୡ. Such extra relationship between the stress at the wire ends is 
as follows: 
𝜎௖ + 𝜎௔ = 0 (3.4) 
(3.4) accompanied with Blech’s condition, (1.19), provides the explicit values for the stress 
at wire end points: 
𝜎஼ = −𝜎௔ =
𝑒𝑍𝜌
2𝛺
𝑗𝐿 (3.5) 
We can have a similar expression when thermal effect is included. To achieve this, we need 
to know temperature distribution and Joule heating across the interconnect. Due to lack of a 
suitable model for interconnects with different initial and boundary conditions, we propose a 
new model that determines temperature distribution in interconnects due to Joule heating and 
heat convection. Derivation details of the model are discussed in Chapter 8. According to the 
model, for a wire of length 𝐿 (−𝐿/2 < 𝑥 < 𝐿/2) under stationary condition and initial 
conditions of 𝑇(−𝐿/2) = 𝑇  and 𝑇(+𝐿/2) = 𝑇ା, temperature distribution can be expressed 
as follows: 
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𝑇(𝑥) = 𝑇଴ + 𝑇௠ ቎1 −
cosh ቀ𝑥Γቁ
cosh ቀ 𝐿2𝛤ቁ
቏ + 𝑇௡ ቎
sinh ቀ𝑥Γቁ
sinh ቀ 𝐿2𝛤ቁ
 ቏ (3.6) 
where 𝑇଴ = (𝑇 + 𝑇ା)/2, 𝑇௡ = (𝑇 − 𝑇ା)/2 and 𝑇௠ = 𝑗ଶΓଶ𝜌/𝑘௖௨ is the maximum 
temperature rise. 𝛤 represents the heat convection or transfer in a wire w.r.t. its adjacent 
elements. It is determined by the geometry and topology of surrounding interconnects and can 
be modeled differently depending on wire relative geometrical position. The proposed model 
is valid regardless of 𝛤 derivation. For the simple case where the anode and cathode have the 
same temperature (𝑇଴), (3.6) matches the solutions in [66, 67].  
The stress model in (3.1) and the temperature model in (3.6), accompanied by the condition 
that the number of atoms is a conserved quantity [39] (i.e. the change in atom concentration 
within an encapsulated metallic body is 0 or ∫ 𝛥𝐶𝑑𝑉ା௅/ଶି௅/ଶ = −
஼బுௐ
஻ ∫ 𝜎𝑑𝑥
ା௅/ଶ
ି௅/ଶ = 0), yields: 
𝜎௖ + 𝜎௔ = −
𝑒𝑍𝜌
Ω
𝑗ଶℒଶ (3.7) 
where ℒଶ ≈ 2𝑄𝑇଴Γଶ/𝑒𝑍𝑘𝑇௔𝑇௖. The derivation of (3.7) is presented in Chapter 8. (3.3) and 
(3.7) provide explicit stress values at end points as follows: 
𝜎௖ = +
𝑒𝑍𝜌
2Ω
(𝑗𝐿 − 𝑗ଶℒଶ) (3.8) 
𝜎௔ = −
𝑒𝑍𝜌
2Ω
(𝑗𝐿 + 𝑗ଶℒଶ) (3.9) 
This is similar to the model in [39], however, the temperature effect is now included. 
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3.3.3. Immortality Criteria 
Having the critical stresses for voiding and hillock formation, 𝜎ୡ୰୧୲௩  and 𝜎ୡ୰୧୲௛ , respectively, 
Blech conditions for immortality of interconnects can be expressed as: 
   𝑗𝐿 <  
2Ω
𝑒𝑍𝜌
𝜎ୡ୰୧୲௩  (3.10) 
−𝑗𝐿 >
2Ω
𝑒𝑍𝜌
𝜎ୡ୰୧୲௛  (3.11) 
Similar immortality conditions yet including thermal effects, can be obtained using Eq. 
(3.8) and (3.9) as follows: 
𝑗𝐿 − 𝑗ଶℒଶ <
2Ω
𝑒𝑍𝜌
𝜎ୡ୰୧୲௩  (3.12) 
−𝑗𝐿 − 𝑗ଶℒଶ >
2Ω
𝑒𝑍𝜌
𝜎ୡ୰୧୲௛  (3.13) 
3.3.4. Guidelines for physical design: maximum J and L 
Various sub-models and criteria can be derived from the model in (3.8) and (3.9). The 
maximum current density that a length L wire can withstand is: 
𝑗୫ୟ୶௩   =
−𝐿 + ඥ𝐿ଶ − 4ℒଶ𝜏ୡ୰୧୲௩
2ℒଶ
 (3.14) 
𝑗୫ୟ୶௛ =
+𝐿 − ඥ𝐿ଶ + 4ℒଶ𝜏ୡ୰୧୲௡
2ℒଶ
 (3.15) 
where, for the sake of presentation, 𝜏ୡ୰୧୲௩ = 2Ω𝜎ୡ୰୧୲௩ /𝑒𝑍𝜌 and 𝜏ୡ୰୧୲௛ = 2Ω𝜎ୡ୰୧୲௛ /𝑒𝑍𝜌. 
The model can be integrated into various physical verification methodologies. For instance, 
when a critical temperature rise is a key thermal criterion, an alternative form of (3.8) – (3.9) 
can be written as follows: 
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𝜎௖ = +
𝑒𝑍𝜌
2Ω
𝑗𝐿 −
𝑄
Ω
𝑇௠
𝑇଴
 (3.16) 
𝜎௔ = −
𝑒𝑍𝜌
2Ω
𝑗𝐿 −
𝑄
Ω
𝑇௠
𝑇଴
 (3.17) 
where 𝜃ୡ୰୧୲ = 𝑇௠/𝑇଴ is a critical value for temperature rise. (3.16) and (3.17) yield immortality 
conditions under non-uniform temperature due to Joule heating: 
𝑗𝐿 < +
2Ω
𝑒𝑍𝜌
𝜎ୡ୰୧୲௩ +
2𝑄
𝑒𝑍𝜌
𝜃ୡ୰୧୲ (3.18) 
𝑗𝐿 < −
2Ω
𝑒𝑍𝜌
𝜎ୡ୰୧୲௛ −
2𝑄
𝑒𝑍𝜌
𝜃ୡ୰୧୲ (3.19) 
This model implies precise length criteria reflecting the effect of temperature. Hence useful 
tools for guiding physical design can be obtained in terms of void-immune and extrusion-safe 
wire lengths as: 
𝐿୫ୟ୶௩ = ቆ1 +
𝑄
Ω
𝜃ୡ୰୧୲
𝜎ୡ୰୧୲௩
ቇ 𝐿 (3.20) 
𝐿୫ୟ୶௛ = ቆ1 −
𝑄
Ω
𝜃ୡ୰୧୲
𝜎ୡ୰୧୲௛
ቇ 𝐿 (3.21) 
The models presented in (3.20) and (3.21) imply that taking the temperature effect into 
account for any current density 𝑗, the maximum length for void-immune and extrusion-safe 
can be relaxed or tightened by 𝑄𝜃/Ωσ, respectively. This means designers can take advantage 
of a more accurate short length effect and apply greater current densities.  
Note that the models presented here assume a common case where the temperature at ends 
are almost the same (i.e. Δ ln 𝑇 ≈ 0 or 𝑄𝛥 ln 𝑇 /Ω ≪ 𝑒𝑍𝜌(𝑗𝐿 ± 𝑗ଶℒଶ)/Ω). Even though such 
assumptions were validated in many experiments, exact general forms of (3.10) – (3.21) are 
presented in Chapter 7. 
 64 
 
3.3.5. Extrema 
The models presented in (3.7) – (3.21), in their core, check the hydrostatic stress against 
the critical stress on the end points of a wire where stress have the extreme values (i.e. the max 
tensile and compressive stresses occur in the cathode and anode, respectively). However, the 
exact positions of the extrema depend on temperature profile and may no longer happen in the 
wire ends. The maximum stress can be found by solving the following equation: 
𝜕𝜎
𝜕𝑥
=
𝑒𝑍
Ω
𝑗𝜌 +
𝑄
Ω𝑇
𝜕𝑇
𝜕𝑥
= 0 (3.22) 
Plugging equation (3.1) into (3.22), yields a very accurate approximation for the location 
of the maximum stress as follows: 
𝑥௦ = 𝛤 coshିଵ ൬
𝑒𝑍𝑇଴𝑘
𝑄𝑗𝛤
cosh ൬
𝐿
2𝛤
൰൰ (3.23) 
where 𝑡஼௨ and 𝑡ூ௅஽ are the thickness of the wire and the surrounding dielectric and also 𝑘௖௨ 
and 𝑘ூ௅஽ are thermal conductance of the wire and the dielectric, respectively. 
The location for maximum stress under EM, TM and SM can be found based on the 
geometrical, electrical and thermal characteristics of a wire and dielectric which are readily 
available. The stress distribution under temperature effect for a complex net is shown in Fig. 
3.1 (b). The maximum stress within two end points may not necessarily occur at ends. 
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3.4. How Significant is the Impact of Temperature on 
Aging? EM vs SM vs TM 
In this Section, we discuss the impact of technology scaling on electro-thermo-mechanical 
reliability of interconnects with emphasis on the significance of thermal effects. We later 
provide a detailed explanation of aging processes in advanced local and global interconnects. 
3.4.1. Impact of Technology 
It is widely observed and reported in numerous experiments that thermal effects are no 
longer negligible [42, 12, 62, 68] and including them conventionally as side additive rules may 
result in false assessments. In fact, due to technology scaling, Joule heating which happens 
concurrently with EM and SM has a significant influence on overall aging and failure more 
than ever before.   
Technology scaling exacerbates the effect of temperature on interconnect aging not only 
through miniaturization but also through many other thermal related factors. (1) Current 
density: current density increases in modern technologies due to reduced geometries and 
performance requirements. (2) Thermal conductivity: technology scaling demands lower 
dielectric constant (e.g. materials with ever-decreasing low-k for noise prevention). Decreasing 
dielectric constant negatively affects interconnect reliability. It causes lower thermal 
conductivity and thus heat trapping within interconnect stack resulting in temperature rise [44, 
69, 70].  
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Fig. 3.2 demonstrates the impact of technology scaling on permittivity and thermal 
conductivity of a dielectric. The graph is produced based on data reported by several foundries  
[42, 68, 71, 72, 73, 74, 75].  In addition to the conductivity of dielectric, the interconnect 
effective thermal conductivity is also affected as feature sizes scale, especially the layer 
thickness.  Higher temperature results in increased thermomigration. (3) Electrical resistivity 
of interconnect lines: dimension shrinking increases resistivity of wires. Barriers are hardly 
scaled and have much higher resistivity compared to copper. Consequently, due to decreasing 
aspect ratio of metal to liner, the effective resistivity is ever-increasing. A smaller surface area 
ratio of the conductor to the area of liners increases the effective resistivity. As the surface area 
to volume ratio of the metallization increases, the electron surface scattering effects become a 
significant contributor to resistivity [76, 77]. Also, line and via sidewall roughness, intersection 
of porous low-κ voids with sidewall, barrier roughness, and copper surface roughness all 
adversely affect electron scattering in copper lines and increase resistivity [78, 79, 80]. The 
rise in resistivity is faster for copper compared to that of aluminum. This directly results in 
aggravated Joule heating [52, 68, 69, 70, 81] (see the model in (3.6)).    
 
Figure 3.2: Technology scaling enforces lower dielectric constant and lower dielectric thermal 
conductivity.  
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Fig. 3.3 shows the impact of technology scaling on electrical resistivity of local wires. The 
graph is obtained with data reported in a vast spectrum of references taking into account 
various parameters such as interface and barrier quality and thickness, and wire aspect ratios. 
It is worth mentioning that, interconnects easily experience greater non-uniform temperature 
fluctuations during operation which additionally increases the resistivity [68, 82, 83, 84, 85].   
3.4.2. EM vs SM vs TM 
In this Section, we compare the significance of EM, TM and SM in terms of driving force 
triggers, fluxes and flux divergences. For a conservative case when the temperature difference 
between anode and cathode is small the flux due to TM compared to that of EM via (1.6), (1.9) 
and (3.6) can approximately be obtained as follows: 
ฬ
𝐽்ெ
𝐽ாெ
ฬ =
𝑄/T
𝑒𝑍𝜌
ฬ
∇𝑇
𝑗
ฬ ≈
𝑄
𝑒𝑍𝑇଴𝑘஼௨
ቌ𝑗𝛤
sinh ቀ𝑥𝛤ቁ
cosh ቀ 𝐿2𝛤ቁ
ቍ (3.33) 
 
Figure 3.3: Effective resistivity of copper for various metal layers normalized to the bulk 
resistivity of copper at 100C (2.204 [uΩ-cm]).  
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Taking the average and maximum temperature gradients across entire wire length yields 
the following ratios:  
avg ฬ
𝐽்ெ
𝐽ாெ
ฬ =
2𝑄
𝑒𝑍𝑇଴
ቆ−
𝑗𝛤ଶ
𝑘஼௨𝐿
ቇ (3.34) 
max ฬ
𝐽்ெ
𝐽ாெ
ฬ =
2𝑄
𝑒𝑍𝑇଴
൬−
𝑗𝛤
𝑘஼௨
൰ (3.35) 
It can be seen in (3.34) and (3.35) that both technology (e.g. electrical and thermal 
conductivities) and design (e.g. 𝑗 and 𝐿) affect these ratios as well as the maximum temperature 
rise (i.e. 𝑗ଶΓଶ𝜌/𝑘௖௨).  
Fig. 3.4 shows the significance of temperature on various interconnect technologies. In Fig. 
3.4 (a), the temperature rises in intermediate interconnects for various technologies and design 
parameters (such as current and width) vary. The values for all technologically enforced 
parameters such as thickness, aspect ratios, minimum pitch, thermal and electrical properties 
are obtained from recent experimental reports on modern manufacturing processes of major 
foundries [42, 44, 86, 68, 69, 75, 81, 87, 88, 89]. 
Fig. 3.4 (b) shows the relative significance of TM flux with respect to the EM flux (3.35). 
Thermomigration has roughly the same order of magnitude as electromigration and can no 
longer be ignored for advanced technologies. These effects are shown for intermediate 
interconnects only; similar computations can be made for other layers with corresponding 
geometry and properties.  
To clarify, the following realistic example shows that none of EM, SM or TM can be 
ignored. 
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Figure. 3.4: The effect of current, width and technology scaling on (a) temperature rise; (b) the 
ratio of TM flux to EM flux, for intermediate interconnect via (3.35). 
45nm
32nm
22nm
14nm
10nm
7nm
5nm
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Example 1. We study a dual-damascene copper interconnect stack of a microprocessor 
chip (MPU) in 10nm technology node with proper passivation. Fig. 3.5 shows a miniature part 
of this interconnect network. Geometrical, electrical and material properties are realistically 
adopted from the average values reported by Intel [59] and verified by major semiconductor 
foundries. Without loss of generality, we discuss the findings for an arbitrary segment (i.e. the 
middle layer in Fig. 3.5).  Wire: L=100um, W=48nm, H=36nm, J=5e10A/m2, Tambient=373K. 
Low-k dielectric: H=38nm, k=2.1.  Barrier (Ta/TaN): H=1nm. Capping (TiNxOy): H=5nm. 
(L=length, W=width, H=thickness).  
FEA experiments with fine meshing is used to compute the fluxes caused by EM, TM and 
SM. Example 1 was run in COMSOL Multiphysics [90] (as a golden model) with realistic 
thermal setups (e.g. heat generation, transfer and convection), solid mechanic settings (e.g. 
elasticity and boundary conditions) and electrical conditions (e.g. insulation and conservation). 
The maximum triggering forces, fluxes and flux divergence ranges due to each process are 
measured and presented in Table 3.1.  
Table 3.1: Atomic fluxes for the interconnect described in Example 1 
 
 Max Trigger a Flux Range 
b Flux Divergence c 
EM 𝛻𝑉=0.83 mV/um 3.80e15 – 5.15e15 -1.87e20 – 1.9e20 
TM 𝛻𝑇=0.61 K/um 8.48e09 – 7.73e15 -9.42e20 – -7.27e17  
SM 𝛻𝜎=23.96 MPa/um 1.85e12 – 1.16e16 2.09e18 – 1.1e21 
Atomic fluxes caused by electromigration, thermomigration and stress migration.  
a The trigger of the driving forces in EM, TM and SM TM fluxes are the gradients of electric 
potential, temperature, stress and concentration, respectively. 
b Fluxes are absolute norm values in m-2s-1. 
c Flux divergence unit is m-3s-1. 
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Figure. 3.5: (a) a part of an intermediate dual damascene copper interconnect stack of a MPU 
in 10nm technology finely meshed for numerical experiments. (b) A transparent zoomed area 
of interconnect structure, illustrating the via and wire junction with barrier and capping layers 
confined in a low-k dielectric. 
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Fluxes: As it can be seen through equations (1.5), (1.7), and (1.9), the gradients of voltage, 
temperature and stress are the triggers of the driving forces and thus fluxes due to EM, TM, 
SM and DM, respectively. The application of a current density of 50 mA/um2 to a wire of 100 
um results in a gradient in electric potential of 0.83 mV/um. This gradient creates a max EM 
flux of 5.15e15 m-2 s-1. As a side effect, it causes a non-uniform temperature rise where 
temperature at the ends is assumed to be fixed. This temperature rise causes gradients with a 
max of 0.61 K/um occurring close to the ends. This acute gradient forms a great TM flux with 
a maximum of 7.73e15 m-2s-1 which is clearly non-negligible. The TM flux is small only in 
locations with almost uniform temperature. Yet, this can be easily violated not only near the 
ends, but also at surfaces and grain boundaries. In addition, the hydrostatic stress force is 
generated by the gradient of stress with a maximum of 23.96 MPa/um. This gradient creates 
SM flux of up to 3.73e15 m-2 s-1.  
These exact findings in Table 3.1 are validated by computing the fluxes quantitatively 
using equations (1.6), (1.8) and (1.10) in 1D space. The corresponding comparison is as 
follows: 
ฬ
𝐽்ெ
𝐽ாெ
ฬ =
𝑄/T
𝑒𝑍𝜌
ฬ
∇𝑇
𝑗
ฬ ≈
0.1𝑒𝑉 × (373.15K)ିଵ
1.6 × 10ିଵଽC × 1 × 1.67 × 10ି଼Ωm
×
0.1 K um⁄
10mA/μmଶ
≈ 1 (3.36) 
ฬ
𝐽ௌெ
𝐽ாெ
ฬ =
Ω
𝑒𝑍𝜌
ฬ
∇𝜎
𝑗
ฬ =
1.66 × 10ିଶଽmଷ
1.6 × 10ିଵଽC × 1 × 1.67 × 10ି଼Ωm
×
10 MPa μm⁄
10mA/μmଶ
≈ 1 (3.37) 
In above calculations, 𝑒 and 𝜌 are the fundamental electron charge and copper resistivity. 
The average operating temperature of chips are typically around 100°C with some fluctuations, 
we assume 𝑇=373.15 K. 𝑍 is reported to be in the range of 1 to 10 and mostly assumed to be 
1. 𝑄 is measured with different techniques and reported in a wide range (0.9-0.09 eV). The 
widely accepted value of 0.1 eV is used in this thesis [12, 91].  
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Despite the coefficients, flux triggers highly depend on experiments. However, in modern 
technologies, 𝑗 in problematic interconnects is often observed to be up to between 1 MA/cm2 
and 10 MA/cm2 [42, 44, 68, 69, 75, 81]. Although the exact values are measured through our 
experiments, for quantitative comparison 1 MA/cm2 is used. 𝛻𝜎 strongly depends on the 
location and settings (e.g. bulk, grain boundaries, surface or pre-existing voids and impurities). 
Whereas the exact values are measured in our example, the gradient of stress is reported to be 
within 1 to 100 MPa/um [12, 92, 91]. Thus, 10 MPa/um was found to be a good average for 
everywhere within the segment. Similarly, based on the location, ∇𝑇 can be easily up to 1 
K um⁄  (e.g. at interfaces) [12, 91, 93] . For quantitative purposes, we assumed to be on average 
around 0.1 K/um.  
While the values are selected conservatively, Example 1 shows that these gradients can be 
often much greater. For instance, 𝛻𝜎 and 𝛻𝑇 were measured to be as high as 23.96 MPa/um 
and 0.61 K/um, respectively (see Table 3.1). In particular, during reliability testing due to the 
higher temperature and stress load, these fluxes are even more intense. 
It is worth mentioning that while the data presented in Table 3.1 is obtained from Example 
1 in a three-dimensional setting with very detailed lithography information, the one-
dimensional model is in a strong agreement with the golden detailed FEM experiments where 
the same segment is simulated properly in COMSOL Multiphysics. It is not surprising, because 
electrons move in one direction along the wire length (either x-direction in wires or z-direction 
in vias) where the electric potential is applied. Also, the strict boundary conditions in 1D (such 
as zero flux at interfaces and ends) precisely imitate the rigid interfaces in 3D setup. Thus, 
fluxes in other dimensions are insignificant. 
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Remark 1. Fluxes created by EM, TM and SM depend on the magnitude of the gradients 
of voltage, temperature and stress. In a simple homogenous and straight end-to-end line the 
gradient of voltage tends to be constant, but in complex structures with corners and branches, 
voltage gradients might vary a lot. The gradients of temperature are small in the neighborhood 
with uniform temperature distribution (e.g. usually central area of wires). However, this 
uniformity can be disrupted due to many factors such as heat generation, transfer or convection 
at the boundaries and abrupt geometrical changes such as ends or grain boundaries. 
Temperature gradients are usually acute at ends and interfaces which trigger thermomigration. 
Similarly, for SM, the hydrostatic stress gradients can sharply change when shape of the 
interconnect alters sharply (e.g. ends or interfaces) or the homogeneity of lattice is disrupted 
(e.g. grain boundaries). These fluxes are shown to be non-negligible. 
Flux Divergence: We discussed the significance of driving force triggers (i.e. gradients of 
electric potential, temperature, stress and concentrations). We also talked about the importance 
of fluxes which cause the movement of particles. In this Section, we discuss the flux 
divergences which is the change in concentration of the total inflow and outflow of particles.  
We later show how flux divergence is related to the mean time to failure of a metallic 
interconnect. 
Using flux divergences, a comparison similar to that of fluxes can be performed. The 
expressions are derived in Chapter 4 when a new model for lifetime is proposed so that readers 
can justify the values in Table 3.1. It was shown that EM, TM and SM are comparatively 
significant. This necessitates that accurate reliability assessments that require models and 
methods which are able to take all those factors into account fairly. In the following Section, 
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we propose a new model for both transient and stationary analysis which is able to include all 
three major causes for material migration.  
3.4.3. Global Interconnects 
In this Section, we discuss how global interconnects suffer from mass-transfer induced 
aging and how this is affected by thermomigration. Global wires suffer from excessive heat 
generation due to many technological and design reasons mentioned in Section 3.1. Current 
density is increasing due to performance requirements and results in increased Joule heating. 
Also, circuits are becoming denser and thermally less conductive. Therefore, heat generated 
due to Joule heating cannot be transmitted outside and becomes trapped. 
In Fig 3.1 (a), solid lines demonstrate the steady state excluding thermal effects. 𝑗𝐿 product 
is conservatively assumed to be the same in both old and new technologies, this is in both wires 
Δσ is the same (i.e. 860MPa). Joule heating, however, affects the overall aging through 
thermomigration (dashed lines). It can be seen that this effect is much greater in 10nm 
technology. It is not only due to technological parameters but more importantly due to higher 
current density in 𝑗𝐿 product. Technology scaling enforces larger current density while the 
length of global wires is not scaling so much. It can be seen in Fig 3.1 (a) that while 𝑗𝐿 product 
or Δσ are the same, Joule heating makes a big change in the ultimate stress profile. Joule 
heating, in a shorter wire with higher current density in 10nm technology, creates a temperature 
profile of ∩ shape with a maximum temperature rise of only 5.5K. The acute local temperature 
gradients and high global gradients push atoms from hot places to cool locations so that a large 
compressive stress is produced. The hydrostatic compressive stress in anode increases by 
144MPa which violates the critical stress for extrusion. On the other hand, TM caused by 
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temperature gradients around the cathode opposes default electromigration direction and 
pushes back atoms moved from the cathode due to EM. In this particular case, temperature 
gradients alleviate voiding and aggravate extrusion formation.  
In this research, without loss of generality and for the sake of discussion, the absolute 
values of the corresponding critical stress are assumed to be 500MPa [25, 20, 94] . In this 
example, the wires just violate the critical threshold. 
3.4.4. Local Interconnects 
We provide a discussion on how local interconnects are prone to mass-transfer induced 
aging problem when thermal effects are non-negligible. For local interconnect, while current 
density has a swelling trend with technology scaling, the length is also shrinking. Since the 
lengths of local wires are pretty small, 𝑗𝐿 product usually does not violate the critical value 
and thus, due to short length effect [25, 20, 94] , they are often assumed to be safe. However, 
it is widely reported by many manufacturers and researchers that local wires also suffer from 
aging yet in different ways for advanced technologies such as 10nm [76, 77, 85, 95]. 
 In Fig 3.1 (b), both wires in older and newer technologies have conservatively the same 
𝑗𝐿 product. However, this time, even with excluded TM effect, Δσ is not the same and 
proportional to 𝑗𝐿 product as Blech based method suggests. The reason for counterintuitive 
incident is hidden in electrical resistivity. In 𝑗𝐿 product-based analysis the resistivity of 
material (e.g. copper) is assumed to be constant and independent of its temperature and 
geometry (e.g. thickness).  
In reality, the electrical resistivity of a metal varies with temperature and thickness. The 
change in resistivity due to temperature rise has been studied and there exist many useful 
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models such as those in [84]. The resistivity of metals such as copper are independent of wire 
thickness or width for dimensions above the mean free path length. However, at very small 
dimensions the resistivity of copper film increases due to electron scattering. Below the mean 
free path, the copper electrons begin to scatter far more often from the various surfaces and 
grain boundaries because they are so area-constrained [76, 77, 85, 96]. Copper wires in 
advanced local interconnect can easily have dimensions smaller than mean free path (40nm). 
This excess scattering increases the resistivity of copper. Also, copper requires thick high-
resistivity barrier layers that do not scale down in thickness and at small dimensions become a 
significant percentage of the cross-sectional area of the interconnect. In other words, as 
interconnect continue to shrink, the thickness of the high-resistivity liner/barrier for the copper 
interconnects stays more or less the same. This is due to the difficulty in liner thinning any 
further than the few nanometers it already is. This means that as the wires scale, the barrier 
itself takes up a larger and larger portion of the interconnect cross-sectional area. With the 
high-resistivity barriers slowly making up a larger portion of interconnect, scattering begins to 
dominate the resistivity of the wire itself. 
Such greater resistivity affects overall aging in two ways: (1) EM: 𝜌 is larger in (3.3) (2) 
TM: 𝜌 is larger in (3.7). In other words, larger resistivity aggravates both electromigration and 
thermomigration. (3.7) – (3.21) remain valid for the change in resistivity of advanced local 
interconnects. Electron scattering not only decreases the electrical conductivity of metal but 
also its thermal conductivity. Since thermomigration inversely depends on both electrical and 
thermal conductivities, it is more sensitive to change in resistivity compared to EM. 
A more suitable mortality conditions including varying resistivity of advanced local metal 
films, can be derived from (3.12) and (3.13) and expressed as follows: 
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𝜌𝑗𝐿 − 𝜌ଶ𝑗ଶℒଶ <
2Ω
𝑒𝑍
𝜎ୡ୰୧୲௩  (3.38) 
−𝜌𝑗𝐿 − 𝜌ଶ𝑗ଶℒଶ >
2Ω
𝑒𝑍
𝜎ୡ୰୧୲௛  (3.39) 
where ℒଶ ≈ 2𝑄Γଶ/𝑒𝑍𝐿௢𝑇௔𝑇௖, is modified ℒଶ where Wiedemann–Franz law is utilized to relate 
the thermal conductivity to the electrical resistivity (𝐿௢ is Lorentz number). 
In Fig 3.1 (b), since the wire in 10nm technology has its width less than the mean free path, 
the resistivity is adjusted accordingly. The resistivity of a wire is modeled based on [82, 83, 
96] and verified with experimental measurements [97, 98].  EM partially contributes to 
excessive stress buildup. With 𝑗𝐿 product the same and strip ends at the same temperature, Δσ 
is not the same in different wires (solid lines). Joule heating also makes another large change 
in ultimate stress profile. Joule heating, in a shorter wire with higher current density in 10nm 
technology, makes the temperature profile of ∪ shape with a maximum temperature rise of 
only 6°C when strip ends are assumed to be connected to underlying hot devices (e.g. 100°C) 
and carry the same temperature based on via effect [66]. Yet, the acute local gradients and high 
global gradients of temperature multiplied with large electrical and thermal resistivity form a 
great TM flux that pushes atoms from hot places to cool locations. According to temperature 
gradient sign, such motion creates a large tensile stress. The excessive hydrostatic tensile stress 
due to thermal migration in cathode is increased by 131MPa which violates the critical stress 
for voiding. On the other hand, TM via the temperature gradients alleviates compression 
around the anode due to EM. Effects of different temperature profiles and gradients are 
discussed in the next Section. 
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3.5. Experiments and Discussion 
3.5.1. Temperature Profile and Failure Mechanism 
Extensive experiments are performed to verify the validity of our findings and models. 
Table 3.2 shows the application of our model to intermediate-length interconnects in 10nm 
technology under various temperature profiles (due to Joule heating). The values for 
geometrical, electrical, mechanical and thermal properties of technology are obtained from [42, 
66, 67, 68, 69, 81, 87, 88, 86].  Table 3.2 presents experimental results on two similar wires 
with lengths of 50um and 100um. Current density of 3x1010A/m2 and 6x1010A/m2 are applied 
with different boundary conditions to cover several non-uniform solutions of heat equation. 
The presented model is technology independent and is valid regardless of thermal profile 
derivation. It can accommodate any wiring configuration and technology through different 
values for material, electrical and thermal properties of components. As it can be seen in Table 
3.1 there are considerable differences in terms of violations predicted by the proposed model 
and the existing ones. They are caused by not considering TM in the existing models. (In Table 
3.1: Units: L: um (−𝑙 ≤ 𝐿 ≤ 𝑙), J: MA/cm2, T: K, Stress: MPa. Temperature and stress ranges: 
100C (𝑇௟௢௪) to 109C (𝑇௛௜௚௛) and -800MPa to 800MPa. Critical stresses (𝜎௩ = |𝜎௛|): 500MPa 
(dotted lines). Anode:−𝑙, Cathode: +𝑙. : violated, : not violated, : aggravated).   
In particular, when the temperature gradients are negative towards the cathode from the 
anode, such gradients alleviate the tensile and compressive stresses. This can be exploited by 
designers to have a greater reliability margin in terms of the maximum length or current density 
as temperature increases the resilience of interconnect. On the other hand, positive temperature 
gradients towards the cathode from the anode, aggravate the tensile and compressive stresses.  
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Table 3.2: Stress profile vs various thermal profiles (violation checking). 
 
 Finite Element Methods Models Blech [3] New Extrusion Voiding 
L J Temperature Stress Blech New Blech New 
100 3  
   
    
   
    
   
    
   
    
   
    
50 6 
   
    
   
    
   
    
   
    
   
    
Units: L: um (−𝑙 ≤ 𝐿 ≤ 𝑙), J: MA/cm2, T: K, Stress: MPa. Critical stresses (𝜎௩ = |𝜎௛|): 
500MPa (dotted lines). Anode:−𝑙, Cathode: +𝑙. : violated, : not violated, : aggravated 
σv  
 
 
σh 
 
Thigh  
 
Tlow  
 81 
 
Table 3.2 demonstrates the impact of different temperature distributions on immortality 
conditions. The conventional Blech based EM rules may assess the EM violations incorrectly 
(last columns in Table 3.1). Such effects are more severe for greater current density (compare 
cases 3x1010A/m2 vs 6x1010A/m2).  
In general, two situations may occur: (1) in some cases, the existing models may wrongly 
scrutinize reliability in unfailing parts and consequently impose unnecessary design tightening 
and (2) in some other cases, they may underestimate serious reliability problems causing 
unpredicted behaviors or catastrophic failures to occur. The existing models for reliability 
evaluation are usually pessimistic in case of interconnect voiding and optimistic when 
extrusion occurs.  
For a detailed discussion on how temperature evolution and stress evolution are mutually 
related we consider now case 1 in Table 3.2. The results are presented in Fig 3.5. To have a 
clearer discussion, the flux values are normalized by their common factor (i.e. 𝐵𝐷/𝑘𝑇). 
Application of electric potential or current density results in EM. As an immediate side effect, 
temperature rise occurs through Joule heating process. The temperature gradient produces 
atomic flux and consequently causes TM. While electrical current is applied and temperature 
raises, stress develops simultaneously. These three fluxes compete against each other and 
reconcile in the steady state.  
Application of electric potential or current density across the segment results in EM. As an 
immediate side effect of applying electric potential, a temperature rise occurs through Joule 
heating effect. The temperature gradients, thus, produce atomic flux and consequently TM 
begins promptly. While electrical current is applied, and temperature is raised, stress will 
develop simultaneously. These three fluxes (i.e. EM, TM and SM) evolve and, analogically, 
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compete against each other and reconcile in a steady state. A simple schematic of this kinetics 
is depicted in Fig. 3.5.  
 
 
 
 
Figure 3.5. Left column: Applied electric potential, temperature rise (due to Joule heating) 
and evolving stress (top to bottom, respectively). Right column: normalized fluxes due to EM, 
TM and SM (top to bottom, respectively). The experiment shows stress evolution from a no-
stress state (𝑡 = 0 s) to the steady state (𝑡 = 7𝑒7 s = 2.2 years).  
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Yet, the evolution of mechanical stress in interconnect lines is more complicated. For 
mechanical stresses to develop, there must be both a volume expansion/contraction of the line 
and a mechanical constraint (with respect to the surrounding material). Atoms (exchange place 
with vacancies and) travel towards the anode (due to EM) and at the same time tend to move 
from hot places to cool places (due to TM). The final destination has no longer to be the anode 
necessarily. It indeed depends on temperature as well as electric potential. Thus, atom 
depletion or accumulation might happen in places different than the wire ends (we call them 
extrema, see Fig. 3.5 and Fig. 3.6). 
Since atoms are conserved (no source or sink), this results in a supersaturation at one 
extremum and a deficiency at other extremum. Since there is a small relaxation of the lattice 
(surrounding a vacancy), depletion of atoms would produce volume contraction at one 
extremum and their accumulation would produce volume expansion at another extremum. 
However, due to the constraints imposed by the surrounding materials (i.e. capping layer, 
barrier layer, and passivation in copper dual-damascene), these volumetric changes cannot be 
accommodated, which results in the development of stress in the line.  
At the depletion of atoms extremum tensile stress is produced, while compressive stress 
develops at the accumulation extremum. As a result, these produced stress gradients act as 
additional driving forces for material transport. Extrema are the places where the developed 
stress is minimum or maximum due to high accumulation or reduction of atoms. It can also be 
interpreted in in terms of fluxes: in extrema stress is very high and atoms are supersaturated, 
and, for voiding, the local stress gradient is zero (i.e. stress does not change that much), 
therefore, there is no stress induced driving force and thus no stress migration (i.e. zero SM 
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flux). In contrast, other migration processes (i.e. EM and TM) cancel each other out. This is 
why mechanical stress is a key metric for the void nucleation condition.  
Ignoring TM always results in having the extrema near the ends, however as it was shown 
it is no longer valid for interconnects under thermal loads. Determining the extrema is 
discussed in the next section through steady state analysis. 
The new model confirms that thermomigration usually (i.e. for the thermal profile of ∩) 
tends to aggravate compressive stress and potentially exacerbate the risk of extrusion or shorts. 
On the other hand, thermomigration mitigates tensile stress and possibly alleviates the risk of 
 
Figure 3.6: Finite element analysis of Example 2. The top-left figure illustrates the fluxes due 
to EM (blue arrow), SM (red arrow) and TM (green arrow). The figures below display voltage, 
stress and temperature distribution, respectively from top to bottom. EM (action) pushes atom 
from places with lower electric potential towards places with higher potential. Rapidly, 
temperature rises and TM (side effect) causes atoms to travel from hot to cool locations. Stress 
commences to develop, as a result SM (reaction) competes against atoms movement. Due to 
the competition between EM, TM and SM, stress evolution dictates a void to nucleate towards 
the cathode but not exactly at the end of the line. The final destination has no longer to be the 
anode necessarily. 
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voiding or opens. Indeed, atoms tend to migrate from hot to cool areas. Since the hottest 
location is usually towards the center of the interconnect line, some atoms travel to anode and 
increase the compression, and some atoms move back to cathode and compensate depletion 
and consequently reduce the tensile stress. Intuitively, increasing temperature usually mitigates 
shrinkage and intensifies expansion. This may cause serious effects (i.e. stress aggravation.) 
Thermomigration interacts with electromigration and stress migration, it may result in (1) 
asymmetric stress distribution, (2) early hillock formation (shorter lifetime), (3) late voiding 
(longer lifetime) and (4) non-end failures. The experimental results indicate that due to such 
effects many expected failures may not occur or some new may occur.  
3.5.2. Guidelines for physical design:  𝑗𝐿 vs 𝑗ଶ𝛤ଶ 
The proposed models offer many useful guidelines to assist physical designers. Table 3.3 
shows an application of our model to interconnects with various current density and length. 
The highlighted rows in Table 3.3 show that Blech based models relying on 𝑗𝐿 product can 
wrongly evaluate the health of interconnects. In all cases the product of current density and 
length are the same and thus they are assessed to have the same reliability and lifetime. 
However, the proposed model distinguishes these two cases properly. Indeed, immortality of 
a wire should be evaluated by 𝛼𝑗𝐿 ± 𝛽𝑗ଶℒଶ (or 𝛼𝜌𝑗𝐿 ± 𝛽𝜌ଶ𝑗ଶℒଶ for including varying 
resistivity) rather than 𝑗𝐿 where 𝛼 and 𝛽 are constant and can be readily obtained from (3.17) 
and (3.18). Also, the contribution of each term (via 𝛼 and 𝛽) can determine the arguable current 
density exponent in well-known Black’s equation for mean time to failure [91] [27]. The results 
are in a good agreement with detailed FEA experiments.  
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The proposed model also explains several experimental observations that may have been 
inexplicable before. For instance, Fig 3.7 illustrates the admissible values for current density 
and length of an interconnect under different thermal loads. Thermal load is presented in terms 
of  ℒ which indicates the heat generation due to Joule heating. The highlighted regions show 
permissible combinations of 𝑗𝐿 for a wire to be immortal due to voiding with respect to the 
thermal load. When ℒ is zero, i.e. Joule heating is negligible, the space for safe values of 𝑗 and 
𝐿 can be estimated and verified by Blech’s model (i.e. the outer region of 1/xy-like curve). 
However, for non-negligible Joule heating effect, i.e. ℒ ≠ 0 (e.g. cases (b), (c) and (d)), term 
𝑗ଶℒଶ in 𝛼𝑗𝐿 ± 𝛽𝑗ଶℒଶ, allows having larger current density without experiencing voiding 
violations for the same length. Similar analysis can be performed for hillock violations under 
different distributions. It implies increasing thermal load may potentially loosen design rules 
in terms of maximum current density and increase design flexibility.  
Table 3.3: Application of the new model on various interconnects (10nm) 
 
 ΔT (K) Maximum tensile stress  Voiding (MPa) 
Minimum compressive 
stress 
Extrusion (MPa) 
J 
(MA/cm2) 
L 
(um) Blech New FEM Blech  New FEM Blech  New FEM 
3 50 - 0.79 0.79 412 391.69 393.7 -412 -432.40 -430.4 
3 100 - 0.79 0.79 824.1 803.74 804.8 -824.1 -844.45 -843.4 
6 50 - 3.15 3.15 824.1 742.67 751.1 -824.1 -905.52 -897.2 
6 100 - 3.15 3.14 1648.2 1566.77 1571.2 -1648.2 -1729.61 -1725.3 
9 50 - 7.09 7.09 1236.1 1029.93 1083.8 -1236.1 -1419.34 -1399.9 
9 100 - 7.09 7.07 2472.3 2266.08 2310.8 -2472.3 -2655.49 -2645.3 
The average disparity between new model and experiments is below 1% while the error in 
Blech based models is up to 14% and can be worse under various technologies and loads. 
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3.6. Conclusion 
We demonstrate that simplistic combination of thermal models and temperature-agnostic 
electromigration models without considering their true correlation no longer provide correct 
reliability assessment for wires manufactured in advanced technologies. We propose a compact 
aging model that captures the impact of Joule heating on material migration via 
thermomigration. 
 
 
Fig. 3.7 The permissible values for 𝑗 and 𝐿 under different thermal loads. Contour lines 
correspond to different values of normalized thermal effect (due to Joule Heating) (a) ℒ=0, 
(b) ℒ=2, (c) ℒ=4 and (d) ℒ=8. 
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Our new model provides a steady state temperature profile under any arbitrary non-uniform 
conditions and is used to capture thermomigration. We investigate the stress development 
considering thermomigration, an aging process induced by Joule heating.  We show that 
neglecting thermal effects during reliability assessment may lead to wrong evaluation for wires 
manufactured in modern technologies. We propose a new criterion for checking immortality 
of wires under any thermal, electrical and mechanical conditions. We demonstrate that many 
wires considered mortal based on Blech criterion may never experience aging problems during 
the product lifetime and many Blech-immortal wires may become damaged and cause 
catastrophic failures.  
We investigate in detail various temperature profiles. We show that depending on the 
steady state profile of temperature, the voiding and hillock potential appearance will be 
affected, and therefore agnostic Blech based method may not be trusted. The new model 
confirms that thermomigration usually (i.e. for the thermal profile of ∩) tends to aggravate 
compressive stress and potentially exacerbate the risk of extrusion or shorts. On the other hand, 
thermomigration mitigates tensile stress and possibly alleviates the risk of voiding or opens. 
In general cases, when the temperature gradients are negative towards the cathode, such 
gradients alleviate the tensile and compressive stresses. On the other hand, positive 
temperature gradients towards the cathode, aggravate the tensile and compressive stress. Our 
models are validated by numerous COMSOL-based experiments. 
 
 
 
  
89 
  
- 
- 
Chapter 4 
4Models for Complex Multi-Segment 
Interconnect Structures Considering 
Thermal Effects 
In this Chapter, we study the main interconnect aging processes: electromigration, 
thermomigration and stress migration in complex multi-segment structures and propose 
comprehensive yet compact models for transient and steady states based on hydrostatic stress 
evolution. The model also explains many experimental observations, introduces temperature-
dependent Blech’s length criterion and a new time-to-failure formula replacing Black’s 
empirical model. Experimental results obtained on IBM benchmarks validate the model [57]. 
4.1. Introduction 
It has been experimentally observed that aging and failure of interconnects in VLSI chips 
are highly sensitive to temperature [42, 12, 43, 44, 99]  but the reliability models do not capture 
the thermal effects correctly. Temperature, due to Joule heating, affects the aging of 
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interconnects through a complicated process but in the existing models it is typically 
considered as a corrective factor to a constant temperature analyses [45]. Recent works study 
reliability of interconnects in terms of electromigration (EM) and stress migration (SM) but 
neglect the true physics of temperature effects. [53] presents a model considering time-varying 
temperature. Yet, temperature rise occurs relatively spontaneously compared to the entire long-
term material migration. Therefore, temperature effect caused by Joule heating should be 
modeled through thermomigration (TM). Such recent approaches in their cores employ the 
model in [29] describing hydrostatic stress evolution which does not include the effect of 
temperature through thermomigration. It has been shown that for modern technology due to 
high Joule heating, thermomigration has large impact on both initiation of failure (e.g. void 
nucleation) and its growth and therefore ignoring it may result in unexpected behavior [12, 
45]. 
Including TM adds extra complexity to modeling. Most of the advanced works [53], only 
propose models for specific interconnect structures. They also do not consider TM effect on 
the failure growth rate as their velocity is based only on EM. The accuracy and efficiency of 
such methods highly depend on numerical methods (e.g. eigen functions). EM as the sole 
driving force is a crude assumption since EM-induced side effects such as mechanical back 
stress flow and Joule heating affect voids motion. In fact, temperature affects the whole process 
of forming the steady state profile and time to nucleation. It also may accelerate, slow down or 
stop growths. Due to absence of correct physics-based models, even recent industrial works 
such as [42, 89], model empirical data using a large-scale statistical analysis method under 
various temperatures using a corrective constant fixed temperature increase (Δ𝑇) with the 
average operating temperature or attempt to fit an exponent in Black’s MTF equation [27]. 
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In this Chapter, we demonstrate that omitting the effect of temperature in existing models 
is the culprit of reliability expectation and observed behavior incompatibilities. We study all 
main aging processes: EM, TM and SM and propose comprehensive yet compact models for 
realistic interconnect reliability assessment. The models for both transient and steady states are 
derived based on stress evolution. Also, a new temperature-dependent length criterion is 
derived which can replace Blech’s length criterion widely used in CAD tools [20]. A new CAD 
tool is developed to assess reliability of large multi-segment interconnect nets. 
4.2. New Stress Evolution Based Models 
4.2.1. Transient Analysis 
The theory of metal plasticity employs an incremental strain definition which was first 
introduced in [100]. Extending the concept of incremental strain (𝛿𝜀) to 3D space yields: 
𝛿𝜀 =
𝛿𝑉
𝑉
= 𝛿 ൬
𝑚
𝐶௔
൰ /
𝑚
𝐶௔
= −
𝛿𝐶௔
𝐶௔
 (4.1) 
where 𝑉 = 𝑚/𝐶௔ is the volume and 𝑚 is the mass which is constant.  
The mean hydrostatic stress (𝜎 = (𝜎௫௫ + 𝜎௬௬ + 𝜎௭௭)/3) relates to volumetric strains by: 
𝜎 =
𝐸
3(1 − 2𝑣)
𝜀 = 𝐵𝜀 (4.2) 
where 𝐵 = 𝐸/3(1 − 2𝑣) is the bulk modulus, 𝐸 is the Young’s modulus and 𝑣 is the Poisson’s 
ratio. Therefore, an analytical model based on only voltage, temperature and stress can be 
obtained as: 
𝜕𝜎
𝜕𝑡
= 𝐵∇. ൬−
𝐷
𝑘𝑇
𝑒𝑍𝜌𝑗 +
𝐷
𝑘𝑇
𝑄
𝑇
∇T −
𝐷
𝑘𝑇
Ω∇σ൰ (4.3) 
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In can be readily seen that the term for concentration is cleverly eliminated. In other word, 
this expression enables modeling the material migration without dealing with the nontangible 
atom concertation quantity. As a result, studying concentrations of atoms can be done by 
analyzing stress. The presented model is similar to the one proposed in [53]. The distinction, 
however, is that the model in [53] assumes fixed temperature without TM. 
Eq. (4.3) for a single wire (−𝐿/2 < 𝑥 < 𝐿/2) in 1D can be seen as a diffusion equation 
with spatially variable source and inhomogeneous boundary conditions (BCs): 
𝜎௧ = 𝑗௫ = 𝑘𝜎௫௫ + 𝑘𝑠௫ (4.4) 
𝑗(−𝐿/2, 𝑡) = 𝑗  (4.5) 
𝑗(+𝐿/2, 𝑡) = 𝑗ା (4.6) 
𝜎(𝑥, 0) = 𝜎୰ୣୱ (4.7) 
where 𝜎୰ୣୱ is the initial residual stress before device operation, and 𝑗, 𝑘 and 𝑠 can be readily 
obtained by comparing (4.3) and (4.4). The subscripts for 𝑗 indicate evaluation at the 
corresponding endpoint. Such formulation with non-zero boundary conditions and variable 
source terms which is not solved in [53] allows us to extend the model to arbitrary multi-
segment network where fluxes at intermediate nodes are non-zero [101].  
Theorem 4.1: Defining 𝛼௡ as 
(ଶ௡ାଵ)గ
௅
 , the solution for (4.4) is as follows: 
𝜎(𝑥, 𝑡) = 𝑢(𝑥) + ෍ 𝑣௡(𝑡) cos(𝛼௡𝑥)
௡∈ℤ
  (4.8) 
𝑢(𝑥) = 𝑎𝑥ଶ + 𝑏𝑥 (4.9) 
𝑣௡(𝑡) =
1
𝐿
න ቆ
𝑝(𝑥)
𝑒௞ఈ೙మ ௧
+
𝑞(𝑥)
𝑘𝛼௡ଶ
ቇ cos(𝛼௡𝑥)
௅/ଶ
ି௅/ଶ
d𝑥 (4.10) 
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where 𝛼௡ = (2𝑛 + 1)𝜋/𝐿, 𝑝 = 𝜎଴ − 𝑢, 𝑞 = 𝑘(𝑢௫ + 𝑠)௫, 𝑎 = (𝑗ା − 𝑗 − 𝑠ା𝑘 + 𝑠ି𝑘)/2𝑘𝐿 
and 𝑏 = (𝑗ା + 𝑗 − 𝑠ା𝑘 + 𝑠ି𝑘)/2𝑘. 
Proof 4.1: The inhomogeneous boundary conditions are transformed to homogeneous 
ones. To achieve that 𝑢 and 𝑣 are introduced such that 𝜎 = 𝑢 + 𝑣 and 𝑢 satisfies the non-
homogeneous BCs: 
𝑥 = −𝐿/2:      𝑢௫ = 𝑗 /𝑘 − 𝑠ି (4.11) 
𝑥 = +𝐿/2:      𝑢௫ = 𝑗ା/𝑘 − 𝑠ା (4.12) 
where the subscripts for 𝑗 and 𝑠 indicate evaluation at the corresponding endpoint. A simple 
function 𝑢 and hence 𝑣 can be defined as follows: 
𝑢(𝑥) = 𝐴𝑥ଶ + 𝐵𝑥 (4.13) 
where  
𝐴 =
(𝑗ା − 𝑗 ) − (𝑠ା − 𝑠ି)𝑘
2𝑘𝐿
 (4.14) 
𝐵 =
(𝑗ା + 𝑗 ) − (𝑠ା + 𝑠ି)𝑘
2𝑘
 (4.15) 
Hence, the problem for 𝑣 is homogenous as follows: 
𝑣௧ = 𝑘𝑣௫௫ + 𝑞 (4.16) 
𝑣௫(−𝐿/2, 𝑡) = 𝑣௫(+𝐿/2, 𝑡) = 0 (4.17) 
𝑗(+𝐿/2, 𝑡) = 𝑗ା (4.18) 
𝑣(𝑥, 0) = 𝜎௥௘௦ − 𝑢(𝑥) (4.19) 
where  
𝑞 = 𝑘(𝑢௫ + 𝑠)௫ (4.20) 
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The solution for (4.14) can be written as: 
𝑣(𝑡) = ෍ 𝑣௡(𝑡) cos(𝛼௡𝑥)
௡∈ℤ
  (4.21) 
where  
𝑣௡(𝑡) = 𝑤௡𝑒ି௞ఈ೙
మ ௧ +
1
𝑘𝛼௡ଶ
1
𝐿
න 𝑞(𝑥) cos(𝛼௡𝑥)
ା௅/ଶ
ି௅/ଶ
d𝑥 (4.22) 
𝑤௡ =
1
𝐿
න 𝑓(𝑥) cos(𝛼௡𝑥)
ା௅/ଶ
ି௅/ଶ
d𝑥 (4.23) 
𝑓(𝑥) = 𝜎଴ − 𝑢(𝑥) (4.24) 
Due to superposition, the problem has now homogeneous boundary conditions but contains 
a nonzero, in general, source term. The solution is provided in (4.18) ∎. 
4.2.2. Stationary Analysis 
Blech studied the dynamic equilibrium between flux due to EM and SM (𝐽ாெ + 𝐽ௌெ = 0) 
which can be stated as the stress difference between the ends: 
Δ𝜎୆୪ୣୡ୦ =
𝑒𝑍𝜌
Ω
𝑗𝐿 (4.25) 
However, the steady state of a system under material migration is achieved when all three 
main sources of atomic fluxes cancel each other out (𝐽ாெ + 𝐽ௌெ + 𝐽்ெ = 0). Indeed, solving 
Eq. (4.3) under steady state via integration, results in a similar useful and accurate model 
introduced in the previous Chapter for the stress difference between the stripe ends can be 
obtained as: 
Δ𝜎୬ୣ୵ =
𝑒𝑍𝜌
Ω
𝑗𝐿 +
𝑄
Ω
Δ ln 𝑇 (4.26) 
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While Blech model has been used for many years, it is temperature agnostic. This new 
criterion captures the effect of temperature, stress and current density. 
4.2.3. Lifetime Analysis 
As it was mentioned the classical mean time to failure of an interconnect is often evaluated by 
the well-known Black’s equation where 𝐴 is a constant and 𝑛 is a model parameter which are 
obtained empirically. Yet, determining the current density exponent is a crital task which may 
vary for interconnects with different electrical, thermal and mechanical loads. We propose to 
determine a true mean time to failure based on the atomic flux divergences. In other words, the 
parameters in Black’s model can be determined readily by the following method. 
Here we build a novel systematic basis for lifetime modeling based the fundamental 
definition of lifetime. As it was shown in the previous Section, an interconnect may experience 
different aging stages during its lifetime. Thus, based on the general failure or aging 
mechanism, a generic lifetime expression can be stated as (Fig. 1.4): 
𝑡୪୧୤ୣ୲୧୫ୣ = max൛𝑡୬୳ୡ + 𝑡୴୧ୱ + 𝑡୥୰୭୵ൟ (4.27) 
In order to find 𝑡୪୧୤ୣ୲୧୫ୣ, in (4.27), we decompose the expressions to: 𝑡୬୳ୡ, 𝑡୴୧ୱ and 𝑡୥୰୭୵. 
Regarding 𝑡୬୳ୡ, it can be obtained when the stress reaches the critical value via equating as 
follows: 
𝜎(𝑡) = 𝜎ୡ୰୧୲ (4.28) 
While a closed form for 𝑡୬୳ୡ can be found based on the strongest term in the series in (4.3), 
classical numerical methods can be applied to solve (4.28) in which mathematical complexity 
is very straightforward and not challenging. For 𝑡୴୧ୱ, depending on the void type and its motion 
velocity (e.g. (1.14)) and the visibility criteria (e.g. specific length or volume), the time to 
 96 
 
visibility can be obtained. Similarly, the late growth phase, 𝑡୥୰୭୵ can be obtained when void 
is grown up to a critical length, 𝐿𝑐𝑟𝑖𝑡. Thus, having the speed of void presented in (1.14), the 
time for a void to cause a total failure can be computed.  
Korhonen solved (1.20) which is similar to (4.3) without including thermomigration caused 
by Joule heating for straight line with various boundary conditions [29]. Based on solutions in 
[29] , authors in [102] using a simplified version of (4.27) where 𝑡୴୧ୱ is ignored, propose a time 
to failure model for slit-like void for a semi-infinite line (i.e. one blocking end and long length) 
which is as follows:  
𝑡୪୧୤ୣ୲୧୫ୣ = 𝑡୬୳ୡ + 𝑡୥୰୭୵ =
𝜋
4
Ω𝑘𝑇
(𝑒𝑍𝜌𝑗)ଶ𝐵𝐷௩
𝜎ୡ୰୧୲ଶ +
𝑘𝑇
𝑒𝑍𝜌𝑗𝐷௦
𝐿௖௥௜௧ (4.29) 
Indeed, 𝑡nuc in (4.29) is obtained by solving (4.28) for a semi-infinite line (i.e. one blocking 
end and long length). Also, 𝑡୥୰୭୵ is when void is grown up to a critical length, 𝐿crit. Thus, 
having the speed of void presented in (1.14), the time for a void to cause a total failure can be 
computed.   
A more advanced work is done by the author in [103] where again  𝑡nuc is obtained by 
solving (4.28) for a finite line (i.e. blocking boundaries).  
𝑡୬୳ୡ ≈
𝐿ଶ𝑘𝑇
2𝐷௔𝐵𝛺
𝑙𝑛 ቐ
𝑒𝑍𝜌𝑗𝐿
2𝛺
𝜎୰ୣୱ +
𝑒𝑍𝜌𝑗𝐿
2𝛺 − 𝜎ୡ୰୧୲
ቑ  (4.30) 
In (4.30) 𝜎୰ୣୱ is the residual stress due to thermal expansion. For the growth phases they 
employ a progressive model for resistance change based on the length and the speed of void 
growth, and resistivity of line and liner.  
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It should be noted that the condition for saturation must be checked making sure whether 
a new steady state is achieved. The time needed to reach the saturated volume is as follows: 
𝑡ୱୟ୲ = 𝑡୬୳ୡ +
𝐿ଶ𝑘𝑇
2𝐷௔𝐵𝛺
൬1 +
2𝜎୰ୣୱ𝛺
𝑒𝑍𝜌𝑗𝐿
൰  (4.31) 
As it can be seen, none of these models include thermomigration due to Joule heating as 
they all borrow Korhonen’s model in their core. 
In addition to exclusion of thermal effects in the aforementioned models and similar ones 
[47, 31], extending them to complex structures and real-world interconnect networks is 
difficult due to many assumptions made during these models derivations.  
To overcome such complexity, we propose a new approach for looking at lifetime. As it 
was discussed before, the key to determine the depletion or accumulation of atoms in a region 
is to look at the overall intake and outtake of atoms due the multiple fluxes. This quantity can 
be measured accurately by atomic flux divergence. Therefore, it can be stated that 
MTF ∝
1
∇ . 𝐽
 (4.32) 
The individual flux divergences can be mathematically obtained as follows: 
𝛻 . 𝐽ாெሬሬሬሬሬሬ⃗ = ቈ
𝛻𝐶
𝐶
+ ൬
𝐸௔
𝑘𝑇
− 1൰
𝛻𝑇
𝑇
+
𝛻ଶ𝑉
𝛻𝑉
቉ . 𝐽ாெሬሬሬሬሬሬ⃗  (4.33) 
𝛻. 𝐽்ெሬሬሬሬሬሬ⃗ = ቈ
𝛻𝐶
𝐶
+ ൬
𝐸௔
𝑘𝑇
− 2൰
𝛻𝑇
𝑇
+
𝛻ଶ𝑇
𝛻𝑇
቉ . 𝐽்ெሬሬሬሬሬሬ⃗  (4.34) 
𝛻. 𝐽ௌெሬሬሬሬሬሬ⃗ = ቈ
𝛻𝐶
𝐶
+ ൬
𝐸௔
𝑘𝑇
− 1൰
𝛻𝑇
𝑇
+
𝛻ଶ𝜎
𝛻𝜎
቉ . 𝐽ௌெሬሬሬሬሬሬ⃗  (4.35) 
𝛻. 𝐽஽ெሬሬሬሬሬሬ⃗ = ቈ
𝐸௔
𝑘𝑇
𝛻𝑇
𝑇
+
𝛻ଶ𝐶
𝛻𝐶
቉ . 𝐽஽ெሬሬሬሬሬሬ⃗  (4.36) 
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Considering EM, TM and SM,  the total flux divergence can be written as follows  
(Eୟ/kT ≫ 1,2):: 
∇ . 𝐽 ≈ ቈ
𝐸௔
𝑘𝑇
∇𝑇
𝑇
+
∇ଶ𝑉
𝛻𝑉
቉ . 𝐽ாெሬሬሬሬሬሬ⃗ + ቈ
𝐸௔
𝑘𝑇
∇𝑇
𝑇
+
∇ଶ𝑇
𝛻𝑇
቉ . 𝐽்ெሬሬሬሬሬሬ⃗ + ቈ
𝐸௔
𝑘𝑇
∇𝑇
𝑇
+
𝛻ଶ𝜎
𝛻𝜎
቉ . 𝐽ௌெሬሬሬሬሬሬ⃗  (4.37) 
Plugging the fluxes due to EM, TM and SM and rewriting (31) quantitatively from (2) 
yields: 
MTF ∝
1
𝐷(α𝑗ଶ + 𝛽𝑗ଷ + 𝛾𝑗ସ)
≈ 𝐴𝑗ି௡𝑒
ாೌ
௞் (4.38) 
where α, 𝛽 and 𝛾 are determined by the parameters in experiments or equivalently the ones 
in previous equations. The rightmost-hand side equation is the well-known Black’s equation 
where 𝐴 is a pre-exponential constant factor and 𝑛 is an empirically found parameter. As it can 
be seen there is an intuitive agreement between flux divergence with Black’s equation where 
the current density exponent 𝑛 and constant 𝐴 are traditionally determined empirically. In other 
words, flux divergence analysis can enrich Black’s empirical equation by enlightening the 
model parameters. Empirical extractions of 𝑛 also usually set it to be between 2 to 4 – 
depending on which terms are more dominant [27]. 
Material Effects: Microstructures and Interfaces: Interconnect aging is a diffusive 
process and thus very sensitive to diffusion coefficients and constants. In the above calculation 
diffusivity is assumed to be temperature dependent described as follows: 
𝐷 = 𝐷଴𝑒
ିாೌ௞் (4.39) 
where D଴ is the self-diffusion coefficient of the conductor material and Eୟ is the activation 
energy for diffusion [10].  It should be mentioned that the more accurate model for activation 
energy depends on hydrostatic stress, vacancy formation and diffusion energy. Nevertheless, 
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this dependency is found to be weak and a constant activation energy is widely used by 
researchers.  
Korhonen [29] discusses the effect of different parameters such as stress and temperature 
on diffusion coefficient while solving (1.14) under various settings. His numerical results 
turned out to be not too different from the analytic solutions with a constant 𝐷. Similar 
observations were made when solving (4.3) in which TM is included. Fig. 4.1 shows the 
solutions of (4.3) when diffusion depends on the parameters mentioned above versus the case 
where diffusion coefficient is constant. As it can be seen the solutions for both cases are 
matching quite well. 
Furthermore, the rate of mass transport and void growth in dual damascene process largely 
depend on lattice microstructure such as grain boundaries and interfaces. The fastest path for 
atoms to migrate is at the capping layer interface. The effective diffusivity in copper 
interconnects, 𝐷eff, can be written in terms of diffusions and dimensions of bulk, grain 
boundaries, liner interface and capping surface as follows: 
  
(a)      (b) 
Figure 4.1: Stress evolution using (4.3) for the cases where (a) D is costant (b) D is not 
constant. 
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𝐷ୣ୤୤ = 𝐷ୠ𝑛ୠ + 𝐷୥ୠ𝛿୥ୠ
1
𝑑
+ 𝐷୪𝛿୪ ൬
1
ℎ
+
2
𝑤
൰ + 𝐷௖𝛿௖ ൬
1
ℎ
൰ (4.40) 
where the subscripts correspond to the diffusion pathway, 𝐷b, 𝐷gb, 𝐷௟, and 𝐷c are diffusion 
constants, 𝛿gb, 𝛿l and 𝛿c denote the effective thicknesses, d is the grain size, and 𝑛b is the 
fraction of atoms diffusing through the bulk. Also, 𝑤 and ℎ are the width and thickness of a 
wire [91]. 
Fig. 4.2. demonstrates how a passive dummy via with no electric current can affect the 
lifetime of a wire through diffusion. The proposed systematic way of computing lifetime 
explained above can distinguish between the structures shown in Fig 4.2. The structure shown 
in Fig 4.2 (b) differs from that in Fig 4.2 (a) in that it has one dummy via above the active wire. 
Even though it does not carry current, it affects the EM process by slowing down the atom and 
vacancy fast track at the interface of the copper and capping layers. Note that the effective 
diffusivity of interconnect is affected and can be modeled using (4.40). A huge slack in the 
interface by introducing more dummy vias can lead to a very long time to failure and therefore 
the wire might practically be considered immortal [104]. This is observed in finite element 
simulation [20] as the steady state for net I is reached 5 times earlier than that for net II (Fig 
4.2). 
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In addition, impurity or bulk imperfection which usually appear in a form of pre-existing 
voids in capping interface or dislocations, can be included similarly. These embryo voids are 
mainly produced by the thermal mismatch between copper and the surrounding dielectric and 
can significantly affect the electromigration lifetime [105]. 
In short, to include the microstructural effect of lattice, detailed lifetime analysis may be 
needed. Fig. 4.3 shows detailed experiments including microstructure effects. In these 
experiments, different diffusion coefficients are used in different regions within the lattice.  
 
 
Figure 4.2: Current and stress distribution in two segments. (a) a simple interconnect (b) 
the same interconnect segment with a dummy via in the middle. The via does not carry 
current but changes the bulk effective diffusion which prolongs the time to reach steady 
state. Yet, the effect is not visible in steady state. (J=1mA/um2). 
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Figure 4.3: Stress evolution and void nucleation in bamboo-like interconnect obtained using 
COMSOL Multiphysics. DCu-SiN_cap > DCu-Ta_liner (left), DCu-SiN_cap = DCu-Ta_liner(right). 
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4.3. New Models for Interconnect Networks 
We employ the presented models for temperature and stress across the line and present 
models for interconnect network. 
Definition 4.1: Let 𝐺 be an interconnect network graph with 𝑛 nodes 𝑁 =  {1, . . . , 𝑛} and 
𝑏 branches 𝐵 =  {1, . . . , 𝑏}. 𝐺 has 𝑐 metallic connected components 𝐺௖௖ = {𝐺ଵ, . . . , 𝐺௖} (i.e. a 
multi-segment which are continuously connected with metal without detaching by barrier 
layer) where 𝐺௞ has 𝑛௞ nodes 𝑁௞  =  {1, . . . , 𝑛௞} and 𝑏௞ branches 𝐵௞  =  {1, . . . , 𝑏௞}. Each 
branch 𝑖 connects two nodes 𝑐௜ (cathode) and  𝑎௜ (anode) with voltages 𝑉௖೔ and 𝑉௔೔ and nodal 
temperatures 𝑇௖೔ and 𝑇௔೔ . Let 𝜎௜, be the stress distribution of branch 𝑖 with nodal stresses 
𝜎௖೔ (cathode) and  𝜎௔೔ (anode).  Let 𝑇௠௜ and 𝑇଴௜ be the max temperature rise and the external 
temperature of branch 𝑖.  Let 𝑗௜be the current density of branch 𝑖. Let 𝐿௜ and 𝑊௜ be the length 
and the width of branch 𝑖 and 𝐴௜ = 𝑊௜𝐿௜. 
4.3.1. Transient Model 
Having the transient solution for each section, 𝜎௜(𝑥, 𝑡), by (4.8) – (4.11), we only need to 
make sure the boundary conditions are satisfied for all junctions (zero overall inflow/outflow 
fluxes): 
∀ 𝑖 ∈ 𝑁         ෍ 𝑗௞
௞,௟∈௕{௜}
= 0,   𝜎௞(𝑥௜ , 𝑡) = 𝜎௟(𝑥௜ , 𝑡) (4.28) 
where 𝑏{𝑖} are the branches ending at 𝑖 and 𝑥௜ is its location. 
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4.3.2. Steady State Model 
To extend the model for interconnect networks, we need to study the atom conservation 
under temperature effect stated as follows (a given interconnect network 𝐺, ∀ 𝐺௞ ∈  Gୡୡ): 
න Δ𝐶
ீೖ
𝑑𝑉 = න Δ𝐶
ீೖ
𝑑𝑉 = −
𝐶଴𝐻
𝐵
න 𝜎
ீೖ
𝑑𝐴 = 0 (4.29) 
where  𝐶 and 𝐶଴  are atom concentration and its initial value. 𝐵 is the bulk modulus. Assuming 
the same thickness, 𝐻, in a layer, 𝑑𝑉 = 𝐻𝑊௜𝑑𝑥, (4.29), in terms of its branches, yields: 
න σ
ீೖ
𝑑𝐴 = ෍ න σ୧(𝑥) 𝑊௜
௅೔
଴
𝑑𝑥
௜∈஻ೖ
= 0 (4.30) 
Plugging 𝜎୧ into (4.30), taking integral and plugging (3.2) into (4.30) (assuming Γ୧ ≪ L୧), 
yields an important expression: 
෍ ቆ
𝜎௔௜ + 𝜎௖௜
2
+
𝑄
Ω
𝑇௠௜𝑇଴௜
𝑇௔೔𝑇௖೔
ቇ
௜∈஻ೖ
𝑊௜𝐿௜ = 0 (4.31) 
Hence, (4.26) (𝜎௖௜ − 𝜎௔௜ = 𝑒𝑍𝜌𝑗௜𝐿௜/Ω + (ln 𝑇௖೔ − ln 𝑇௔೔)𝑄/Ω) and (4.31) over the net 
provide stress at nodes. Application of this model to a complicated multi-branch structure 
extracted from an IBM benchmark is shown in Fig 1.8 (a). It confirms the model provides very 
accurate stress distribution matching the results from FEA experiments. The solid line shows 
the stress distribution along the long wire without considering temperature effect. The dotted 
line shows the results when the temperature is included. The new model confirms that 
thermomigration tends to aggravate compressive stress and potentially exacerbate the risk of 
extrusion or shorts. On the other hand, it mitigates tensile stress and possibly alleviates the risk 
of voiding or opens. Since the hottest location is usually towards the center of the line, some 
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atoms travel to anode and increase the compression, and some atoms move back to cathode 
and compensate depletion and consequently reduce the tensile stress. Intuitively, increasing 
temperature usually mitigates shrinkage and intensify expansion. 
4.4. Conclusion 
Due to the complex mutual dependencies, thermal and other aging factors are often 
assessed independently without considering their true physics-based correlations. Using the 
underlying physics of stress evolution, we developed a new analytical transient model and a 
compact steady state model for reliability assessment that accurately captures electrical, 
thermal and mechanical aspects. The proposed models are applied to IBM benchmarks. Further 
experiments on complex multi-segment interconnect networks are presented in the next 
Section when a novel formalism is introduced. The results indicate that ignoring temperature 
or not modeling it through thermomigration may lead to incorrect conclusions regarding 
mortality and lifetime. The proposed models can be used to determine: (1) transient analysis 
of aging of wires; (2) stress analysis of signal and power interconnect networks; (3) accurate 
conditions for voiding and extrusion; (4) new criteria for designers and CAD tools in terms of 
current density and lengths. 
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Chapter 5 
5Models Translating Electro-Thermo-
Mechanical Effects into Voltage 
We observed a very interesting relationship between electric potential and hydrostatic 
stress development during aging. We show that stress at nodes is a key factor to determine the 
health of an interconnect structure. We later introduce a novel formalism showing that it can 
be obtained only by knowing their voltages. Essentially, voltages are the necessary and 
sufficient information needed to analyze the reliability performance. 
5.1. 1-to-1 Mapping (Stationary Analysis) 
5.1.1. Single end-to-end line  
Revisiting the Blech Effect presented in (1.19) for a simple end-to-end stripe line (Fig. 5.1) 
yields: 
𝑗𝐿 =
𝛺
𝑒𝑍𝜌
Δ𝜎 (5.1) 
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where Δσ୫ୟ୶ is the maximum stress difference between the cathode and anode ends.  For 
a symmetric interconnect, assuming zero initial stress, σୡୟ୲୦୭ୢୣ_୫ୟ୶ = −σୟ୬୭ୢୣ_୫୧୬ = σୱୱ. 
𝑗𝐿 =
2Ωσ௦௦
𝑒𝑍∗𝜌
 (5.2) 
If the critical tensile stress for void nucleation, σ௡௨௖, is greater than the maximum steady 
state tensile stress, σ௦௦, developed at the cathode end, no void will form and the line will not 
fail. 
𝑗𝐿 =
2Ωσ௦௦
𝑒𝑍∗𝜌
 < (𝑗𝐿)௖௥௜௧ =
ΩΔσ௡௨௖
𝑒𝑍∗𝜌
=
2Ωσ௡௨௖
𝑒𝑍∗𝜌
 (5.3) 
This is called the “Blech Product”. The critical product provides a measure of the 
interconnect resistance against electromigration failure.  
Rearranging (5.3) using the fact that  𝛥𝑉 = 𝑉ୱ − 𝑉ୡ = 𝜌𝑗𝐿 yields a very interesting 
expression as follows:  
ΔVୟୡ = 𝑉௔ − 𝑉௖ = 𝜌𝑗𝐿 =
2Ωσ௦௦
𝑒𝑍∗
< 𝜌(𝑗𝐿)௖௥௜௧ =
ΩΔσ௡௨௖
𝑒𝑍∗
=
2Ωσ௡௨௖
𝑒𝑍∗
= ΔV୬୳ୡ = 𝑉ୡ୰୧୲୴  (5.4) 
where ΔVୟୡ is the voltage difference between interconnect ends and ΔV୬୳ୡ is the equivalent 
voltage difference for a void to nucleate.  
Definition 1. Let 𝜎ୡ୰୧୲୴  and 𝜎ୡ୰୧୲୦  be the critical stress for void and hillock. Thus, critical 
voltages can be defined as:  
 
 
Figure 5.1: A simple end-to-end stripe line  
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𝑉ୡ୰୧୲୴ ≝
2Ω
𝑒𝑍
𝜎ୡ୰୧୲୴  (5.5) 
𝑉ୡ୰୧୲୦ ≝
2Ω
𝑒𝑍
𝜎ୡ୰୧୲୦  (5.6) 
Indeed, the Blech condition is essentially a voltage constraint for immortality failure. In 
other words, for a single segment wire the immortality checking in terms of voltage (instead 
of conventionally mechanical stress) is: 
Vୟ − 𝑉௖ < 𝑉ୡ୰୧୲୴  (5.7) 
Assuming Vୡ = 0, the criteria for check  
Vୟ < 𝑉ୡ୰୧୲୴  (5.8) 
5.1.2. Complex Multi-Segment 
The advantage of using voltage instead of 𝜌𝑗𝐿 is that, it can benefit from symmetrical 
arithmetic operations and thus be extended easily to multi-branch interconnects which led us 
to develop a new formalism. For example in the structure shown in Fig. 5.2, we can represent 
the mechanical stress in terms of voltage difference as follows: 
𝜎௖ − 𝜎௕ =
𝑍∗eρ
Ω
𝑗ଵ𝐿ଵ =
𝑍∗e
Ω
(𝑉௔ − 𝑉௕) (5.10) 
𝜎௕ − 𝜎௔ =
𝑍∗eρ
Ω
𝑗ଶ𝐿ଶ =
𝑍∗e
Ω
(𝑉௕ − 𝑉௔) (5.11) 
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While the relationship between stresses at two adjacent nodes (e.g. c-b and b-a) can be 
represented in terms of the 𝑗𝐿 product, a similar relationship cannot be obtained for non-
adjacent nodes (e.g. c-a). In other words 
𝜎௖ − 𝜎௔ =
𝑍∗eρ
Ω
(𝑗ଵ𝐿ଵ + 𝑗ଶ𝐿ଶ) (5.12) 
which requires to know the information between intermediate current density and wire 
lengths. However, this can be readily represented merely based on voltages at ending points 
(e.g. c and a) by: 
𝜎௖ − 𝜎௔ =
𝑍∗e
Ω
(𝑉௔ − 𝑉௖) (5.13) 
This facilitates the computation of stresses only based on the voltage of corresponding 
nodes. This can be extended easily to multi-branch interconnects which led us to developing a 
new formalism. Thus, for a given interconnect net graph 𝐺, we can rewrite (2) for all  𝐺௞ ∈
 Gୡୡ with respect to any node 𝑥 ∈  𝑁௞. Rewriting (4.31) in terms of any arbitrary node 𝑥 (e.g. 
node with the lowest voltage), yields: 
෍ ൭𝜎௫ −
𝑍∗e
Ω
൫𝑉௔௜ − 𝑉௫൯ + 𝜎௫ −
𝑍∗e
Ω
൫𝑉௖௜ − 𝑉௫൯൱
௜∈஻ೖ
𝑊௜𝐿௜ = 0 (5.14) 
Thus, 
𝜎௫ +
𝑍∗e
Ω
=
𝑍∗e
2Ω𝑊𝐿
෍൫𝑉௖௜ + 𝑉௔௜൯
௜∈஻೔
𝑊௜𝐿௜ (5.15) 
 
Figure 5.2: Three terminal interconnect line.  
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Since usually the lowest voltage in an interconnect tree is zero, the condition required for 
immortality check in terms of voltage can be expressed as follows: 
𝜎௫ =
𝑍∗e
2Ω𝑊𝐿
෍൫𝑉௖௜ + 𝑉௔௜൯
௜∈஻೔
𝑊௜𝐿௜ <
ΩΔσ௡௨௖
𝑒𝑍∗
=
2Ωσ௡௨௖
𝑒𝑍∗
= ΔV୬୳ୡ = 𝑉ୡ୰୧୲୴  (5.16) 
Which can be further rewritten as:   
1
𝑊𝐿
෍൫𝑉௖௜ + 𝑉௔௜൯
௜∈஻೔
𝑊௜𝐿௜ < 𝑉ୡ୰୧୲୴  (5.17) 
Interestingly, the summation of voltages appears in such formalism. It is surprising 
because, it does not seem to have an intuitive meaning from an electrical point of view as 
opposed to voltage difference. Apparently, this summation is in an implicit relationship with 
atomic conservation. The following example clarifies the new formalism. 
Example 5.1: Fig. 5.3 shows stress development in a 3-terminal interconnect versus a 4 
terminal interconnect structure. The current density and voltage distributions in the structures 
shown in Fig. 5.3 are shown in Fig. 5.4. We show reliability assessment via (5.13) is identical 
to analysis based on stress. Fig. 5.4 demonstrates current density and voltage distributions in 
both structure along the horizontal length (name the nodes). As it can be seen both stems in 
both structures carry the same current density, however, in Fig 5.3 (a) half of the incoming 
current is routed through a different layer through the via in the middle while in Fig 5.3 (b) the 
current flows through a branch in the same layer.  
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The mortality of the structure shown in Fig 5.3 (a) can be checked by evaluating (5.17) 
using their nodal voltages as follows: 
(0 + 6𝑚𝑉)𝐿/2 + (6𝑚𝑉 + 9𝑚𝑉)𝐿/2
𝐿
= 10.5𝑚𝑉 < 11.4𝑚𝑉 (5.18) 
Similarly, the condition can be checked for the structure shown in Fig 5.3 (a) by evaluating 
(5.17) as follows: 
(0 + 06𝑚𝑉)𝐿/2 + (6𝑚𝑉 + 9𝑚𝑉)𝐿/2 + (6𝑚𝑉 + 9𝑉)𝐿/2
3𝐿/2
= 12𝑚𝑉 > 11.4𝑚𝑉 (5.19) 
The mortality violation ratios (which are useful information for physical designers to sort 
out the violations and their priorities for further layout manipulation) obtained using (5.17) can 
be expressed as follows for both structures, respectively: 
 
                            
 
Figure 5.3: 3-terminal interconnect vs 4 terminal structure.  
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10.5𝑚𝑉
6.34𝑚𝑉
= 92% (5.20) 
12𝑚𝑉
6.34𝑚𝑉
= 105.3% (5.21) 
The mortaility violations ratios can also be obtained by comparing stress level with critical 
stress. The results obtained by detailed FEM experiments are as follows for both structures, 
respectively (See Fig 5.3): 
506𝑀𝑃𝑎
550𝑀𝑃𝑎
= 92% (5.22) 
579𝑀𝑃𝑎
550𝑀𝑃𝑎
= 105.3% (5.23) 
It can be seen that (5.13) can offer an identical check with better representation and 
capability of being scaled freely to any complex structure. The voltage, 𝑉௡, can be obtained for 
a certain critical stress. For a stress of 550MPa, critical voltage is computed to be 
(2Ωσ௡௨௖/𝑒𝑍∗ = 𝑉௡) 11.4 mV. 
 
Figure 5.4: Current density and voltage distribution along the horizontal line in both structures 
shown in Fig. 5.3. 
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Remark 5.1: EM assessment based on mechanical stress and physics-based models seems 
not intuitive to physical designers. This Chapter not only abstracts away the physics notations 
and concepts from the EM analysis, but also offers a compact model for EM immortality 
checking which is purely based on nodal voltages. Another immediate superiority of the 
proposed model to stress-based analysis is that nodal voltages are already available to the 
designers and no further computation is required to perform the EM analysis. The other 
advantage of this method is that while the well-known 𝑗𝐿 product cannot be directly extended 
to multi-segment tree interconnects (e.g. (𝑗𝐿)௘௙௙ = 𝑚𝑎𝑥 ∑ 𝑗௞𝐿௞௞  method is limited to detect 
the impact of adjacent branches), the presented model can be easily employed by any complex 
structure. 
5.1.3. Single end-to-end line considering thermal effect  
Reworking the new stationary model (3.3) proposed in Chapter 3 with substituting 𝜌𝑗𝐿 
with its nodal voltages yields: 
𝜎௖ − 𝜎௔ = 𝜈(𝑉௔ − 𝑉௖) + 𝜏(ln 𝑇௖ − ln 𝑇௔) (5.24) 
where 𝜈 = 𝑍𝑒/𝛺 and 𝜏 = 𝑄/Ω are constants. 
Significant expression in (5.9), indeed, obtains its powerful simplicity from taking 
advantage of the following subtle techniques: (1) This substitution: 𝛥𝑉 = 𝑉ୱ − 𝑉ୡ = 𝜌𝑗𝐿 (2) 
natural log form of temperature effect. These adjustments and the new formalisms increase 
flexibility and scalability of the original models where intended for handle only end-to-end 
structures. Also, as it was discussed, eliminating the notation of an intangible quantity (hydro 
static stress) and representing it in terms of nodal voltages is not only very useful for physical 
designers but it also increases the integrability of our method into the rest of the signoff stage 
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verifications (e.g. power and performance analyses with reliability or voltage drop signoff 
checks) can readily interact with each other using a universal language, voltage. 
5.1.4. Complex Multi-Segment Structure considering thermal effects 
For an arbitrary end-to-end segment 𝑖, we reformulate (4.26) using the fact that  𝛥𝑉௜ =
𝑉௔೔ − 𝑉௖೔ = 𝜌𝑗௜𝐿௜. As it was mentioned the advantage of using voltage instead of 𝜌𝑗𝐿 is that, it 
can benefit from symmetrical arithmetic operations and thus be extended easily to multi-branch 
interconnects. This will help to build a relation between node voltages and temperatures and 
their stresses for multi-segment. 
For instance, in the structure in Fig. 5.2, we can represent the stress in terms of voltage 
difference as: 
𝜎௖ − 𝜎௕ = 𝜈(𝑉௕ − 𝑉௖) + 𝜏(ln 𝑇௖ − ln 𝑇௕) (5.25) 
𝜎௕ − 𝜎௔ = 𝜈(𝑉௔ − 𝑉௕) + 𝜏(ln 𝑇௕ − ln 𝑇௔) (5.26) 
While the relationship between stresses at two adjacent nodes (e.g. c-b and b-a) can be 
represented in terms of the 𝑗𝐿 product, a similar relationship cannot be obtained for non-
adjacent nodes (e.g. c-a). In other words, 𝜎௖ − 𝜎௔ = 𝜈(𝜌𝑗𝐿௖௕ + 𝜌𝑗𝐿௕௔) requires knowing the 
intermediate current densities and wire lengths. However, this can be readily represented based 
on voltages at end points (e.g. c and a) by: 
𝜎௖ − 𝜎௔ = 𝜈(𝑉௔ − 𝑉௖) + 𝜏(ln 𝑇௖ − ln 𝑇௔) (5.27) 
This facilitates the computation of stresses only based on voltage. Thus, for a given 
interconnect net graph 𝐺, we can rewrite (5.27) for all  𝐺௞ ∈  Gୡୡ with respect to any node 𝑥 ∈
 𝑁௞. Rewriting (4.31) in terms of any arbitrary node 𝑥, yields: 
 115 
 
෍ {
1
2
[
௜∈஻ೖ
𝜎௫ − 𝜈൫𝑉௔௜ − 𝑉௫൯ + 𝜏൫ln 𝑇௔௜ − ln 𝑇௫൯ 
           +𝜎௫ − 𝜈൫𝑉௖௜ − 𝑉௫൯ + 𝜏൫ln 𝑇௖௜ − ln 𝑇௫൯] 
           +𝜏
𝑇௠௜𝑇଴௜
𝑇௔೔𝑇௖೔
}𝑊௜𝐿௜ = 0 
(5.28) 
Hence, for any node 𝑥, we have 
𝜎௫ =
1
2𝑊𝐿
෍ ቆ𝜈൫𝑉௖௜ + 𝑉௔௜൯ − 𝜏൫ln 𝑇௖௜ + ln 𝑇௔௜൯ −
ℒᇱଶ
𝐿௜ଶ
 ൫𝑉௖௜ − 𝑉௔௜൯
ଶ
ቇ
௜∈஻೔
𝑊௜𝐿௜  
                                                                                                  −𝜈𝑉௝ + 𝜏 ln 𝑇௝ < 𝜎ୡ୰୧୲ 
(5.29) 
where ℒ′ଶ = ଶொ௰
మ
ఘஐ బ்௞಴ೠ
 (see Chapter 4). With an approximation (5.14) can be expressed as follows: 
𝜎௫ + 𝜈𝑉௫ − 𝜏 ln 𝑇௫ =
1
𝐴
෍ ቆ𝜈
𝑉௔௜ + 𝑉௖௜
2
− 𝜏 ln
𝑇௔௜ + 𝑇௖௜
2
ቇ
௜∈஻೔
𝐴௜ (5.30) 
Definition 2. Let 𝑇଴೔ and 𝑉଴௜be the end-point average voltage and temperature of line 𝑖.  
𝑉௫் and V୩୘ associated with node 𝑥 and net 𝐺௞ are defined as the follows: 
𝑉௫் ≝ 𝑉௫ −
𝜏
𝜈
𝑙𝑛 𝑇௫ (5.31) 
𝑉௞் ≝
1
𝐴
෍ ቀ𝑉଴௜ −
𝜏
𝜈
ln 𝑇଴௜ቁ
௜∈஻ೖ
𝐴௜  (5.32) 
Therefore, using (5.31), (5.32), definition 1 and definition 2, the criteria for voiding and 
extrusion are (for all 𝑥 ∈  𝑁௞ and 𝐺௞ ∈  Gୡୡ): 
𝑉௫் > 𝑉௞் − 𝑉ୡ୰୧୲୴  (5.33) 
𝑉௫் < 𝑉௞் − 𝑉ୡ୰୧୲୦  (5.34) 
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 Authors in [106] try to address the same problem. However, since they do not present the 
concept of critical voltage, their model adopts stress. The structure shown in Fig. 1.9 is a part 
of IBM Benchmarks for power/ground grid. This grid is studied with detailed FEM 
experiments and juxtaposed with proposed model. Voltages are obtained by SPICE. One may 
notice the similarity of stress and the voltage distribution (i.e. Fig. 1.9 (a) and (b)). It confirms 
that having nodal voltages, we can compute Joule heating or temperature distribution and thus 
stress can be obtained by transformation in (5.30). 
5.2. IR-drop based Model (Transient Analysis) 
The ultimate goal is to achieve a reliable interconnect delivery of power and signals across 
the chip, so that the device functions and performs predictably and long. In VLSI chip design, 
this goal is achieved in an iterative process; analysis and layout alternation. To analyze the 
health of an interconnect network, the problem is mainly narrowed down into two major sub-
problems: voltage drop analysis (IR) and electromigration analysis (EM).  
A large spectrum of techniques is used to perform IR drop analysis to make sure the 
interconnect network delivers the certain amount of power [107]. On the other hand, EM as a 
standalone problem has been studied vastly in terms of material concentration or hydrostatic 
stress evolution based on extending ideas in [20] and also in terms of mean time to failure by 
improving models such as [27]. 
While these two problems are traditionally investigated individually, they are mutually 
coupled in multiple ways: (1) due to redundancy the failures of some interconnect segments 
do not necessary result in the unacceptable voltage drop on the grids and may not be of concern 
[108, 109]. (2) EM-induced resistance degradation directly affects IR drop. 
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Modern approaches evaluate the resistance of network based on underlying physics  [29] 
during EM – instead of investigating via-to-via wire segments reliability independently. 
During resistance evolution, they check the mixed criteria of electromigration conditions (i.e. 
minimum lifetime) and IR drop thresholds (minimum voltage). These approaches in their cores 
employ the model proposed in [29]  which describes the material migration process due to EM 
based on hydrostatic stress evolution. 
In [110], authors based on the steady state profile of stress distribution across the net 
determine the voids nucleation times and perform iterative void growth. They ultimately 
formulate the resistance change in terms of hydrostatic stress and void surface growth and 
check delivery requirements (voltage level). In [110], the nucleation time required for 
commencing the growth phase is obtained through steady state condition. Whereas, we discuss 
how steady state analysis provides useful information about violations and their severity, the 
nucleation time cannot be obtained by steady state analysis as it only provides the potential 
locations of failures. To mitigate this problem, authors in [53] provide an analytical model for 
stress distributions during nucleation phase. However, they manage to solve basically the 
model in [29] for a few simple interconnect structures and therefore, their approach cannot be 
directly used for complex multi-segment structures. To obtain the nucleation times from such 
methods, complicated and fast numerical methods are required to check a system of solutions 
(stress distributions in multi segments) against critical stress. Authors in [111] tried to mitigate 
the structural limitations by proposing a new analytical model for 1 dimensional multi-segment 
structures. In other work their model is the result of solving model in [29] in x- direction, by 
ignoring the effect of branches in y or z dimensions. However, it is very common that modern 
power grids or rails have multiple orthogonal branches for local power delivery which their 
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effects are shown to be non-negligible [39]. In general, they solve a single model in [29] for a 
single multi-segment wire where each segment has different current density with two zero 
atomic flux conditions at two ultimate ends. The intermediate nodes, however, are assumed to 
share the same atomic flux in both branch stems. However, it is very common to have a 3-way 
or 4-way nodes with long and complicated attached multi-segment sub nets. Therefore, the 
atomic flux of joining segments might not be the same. This may result in substantially 
different evaluation. Since their model and consequently their algorithm is an infinite series 
based model it did not let them to offer a closed form expression or approximation for 
nucleation time. Therefore, their approach will suffer from a big reliance on numerical model 
(e.g. Newton’s method or bi-section search) to solve non-linear infinite series equation to find 
out nucleation time. Moreover, their model accuracy and efficiency tremendously depend on 
the number of eigen functions used to represent the transient solution. There are some other 
similar recent works suffering from similar problems, yet here we only discuss the most 
advanced ones. 
In addition to specific limitations mentioned above, recently proposed methods share other 
common limitations which are motivations for this work: (1) Change in resistance is modeled 
by assuming that effective length of a wire is decreasing due to material degradation (and void 
surface motion) using the following relationship: 
𝑟 = 𝜌
𝑙
𝐴
 (5.35) 
where 𝑟 is the resistance of a wire, 𝜌, 𝑙 and 𝐴 are the electrical resistivity, length and cross 
section area of the wire. However, it is physically not correct and misleading. In fact, it is the 
electrical resistivity of wire that is changing. We offer a new model for observing resistance 
 119 
 
change which models the change in resistance through change in resistivity which is material 
property rather than wire geometrical properties. (2) In growth phase, the length is shrinking 
with a pace of the void surface. This velocity is also assumed to be constant in existing models 
by having a simplified constant current density-based rate of void surface movement (i.e. drift 
velocity). However, the rate of growth may vary during aging depending on time, location, 
temperature, and stress. In particular, considering EM as the sole driving force for voids motion 
is a very crude assumption since EM-induced side effects such as mechanical back stress flow 
and Joule heating will affect the speed of void motion and thus resistance change. Such factors 
only can be ignored when the products of metal length and current densities are far greater than 
the reported threshold values of the Blech short length effect of (i.e. 3000–7000 A/cm) or 
thermal conditions [112]. We offer a new void motion model to include all factors and will 
incorporate it into ultimate network reliability assessment procedure. (3) The common 
misinterpretation of time to nucleate is also worth mentioning as there are many works where 
it is considered (including the aforementioned works). They basically assume that the 
nucleation time is the initial time for void growth phase. Yet, it is a myth.  In reality, during 
early stages, induced flaws (i.e. void or hillock embryos) remains electrically undetectable 
since they affect the line cross section only over a small area. Thus, resistance is considered to 
be almost constant [19]. Also, the morphological aspect of voiding is very simplified in these 
models by assuming a cross-sectional-wide void volume will form. The shape of a void embryo 
depends on the conditions and pre-existing impurities.  
A new model will be presented for resistance change in the next section which address the 
aforementioned complications. 
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In addition to the limitations mentioned above, all existing models seriously lack taking 
thermal effects on IR and EM problems. In fact, as it was mentioned above, not only EM and 
IR drop problems are mutually related through change in resistance but also through Joule 
heating. In other words, Joule heating which is a byproduct of the entire thermo-electrical 
process also affect EM and IR. The recent developments are based on stress evolution models 
proposed in [29]. However, these models do not include the true effect of temperature on stress 
and ultimately wire resistance. Temperature affects the whole process in forming the steady 
state profile and time to nucleation. It also may accelerate, slow down or stop growths. The 
lack of a comprehensive model which can take the thermal effects on IR and lifetime result 
that researchers perform empirical data extraction and feed them into temperature-unaware 
models. Thermal effect is often, even still in new industrial research such as [42] (Samsung), 
modeled by empirical external data as a corrective constant fixed temperature increase or 
fluctuation (Δ𝑇) to the average operating temperature. For instance, in [89] (Global Foundries), 
authors use a large-scale statistical analysis method under various experimental temperature, 
and attempt to fit an appropriate exponent in Black’s MTF equation. While they showed the 
significance of thermal effect on interconnect lifetime, their approach still suffers from the 
empirical nature of statistical methods.  
5.2.1. Resistive Model 
An interconnect delivery network is healthy if the chip power requirement is met. In other 
words, voltage drops considering redundancy must be kept under a certain threshold. IR drop 
is a dynamic phenomenon due to material migration aging. Change in network resistance is 
therefore of concern. Resistance of a copper line during material migration initially varies 
 121 
 
slowly, followed by an abrupt resistance jump due to extreme mass depletion or accumulation 
(i.e. critical void or hillock).  
Dual-damascene copper interconnect lines empowered by barrier layer, typically ages 
through a multi-phase process: (1) Atoms travel and their concentration change across the 
network, however no voids or hillocks have formed yet. (2) In some segments the steady state 
may be achieved. In some other segments, however, atoms may be depleted or accumulated 
abundantly such that voids or hillocks sprout (i.e. 𝑡୬୳ୡ or 𝑡୦୧୪୪୭ୡ୩). Still, during early stages, 
induced flaws (i.e. void or hillock embryos) remain electrically undetectable since they affect 
the line cross section only over a small area. Thus, resistance is considered to be almost 
constant. (3) Some induced flaws may become large enough to span the whole section of the 
line (i.e. critical volume), forcing the current to go through the highly resistive barrier layer. It 
acts as a shunt layer and allows the further growth of the void, causing a progressive resistance 
change (i.e. 𝑡୧୬୧୲). (4) The resistance continues to change unless a new steady state is reached. 
In this case the void or hillock volume is saturated, and the resistance will stop changing (i.e. 
𝑡ୱୟ୲). While there might be some other possible mechanisms, this process has found to be the 
most common aging mechanism. Fig 1.7 shows such typical aging process for voiding.  
Therefore, wire resistance chance in terms of atom concentration during material migration 
can be modeled as follows (Fig. 5.5): 
𝑟(𝑡) =
1
𝐴
න 𝜌
௟
଴
d𝑥 (5.36) 
𝜌(𝑥, 𝑡) =
𝜌௕𝜌௖
𝜌௕𝐴௖ + 𝜌௖𝐴௕
𝐴 (5.37) 
𝜌௖(𝑥, 𝑡) = 𝜌௖଴/𝐻(𝑥 − 𝑥௩) (5.38) 
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where 𝑟(𝑡) is the resistance at specific time 𝑡, 𝜌 and 𝐴 are the effective resistivity and cross-
sectional area of the wire where subscript 𝑏 and 𝑐 denote the barrier layer and the metal 
resistivity. 𝐻(𝑥) is also the Heaviside step function. Thus 
𝑟(𝑡) =
𝜌௕
𝐴௕
𝑥௩ +
𝜌௕𝜌௖଴
𝜌௕𝐴௖ + 𝜌௖଴𝐴௕
(𝑙 − 𝑥௩) (5.39) 
where 𝑥௩ is the current location of the void and can be obtained by: 
𝑥௩(𝑡) = න 𝜗
௧
଴
dt = Ω න 𝐽
௧
଴
dt (5.40) 
𝜗 = ൜Ω𝐽   𝑡୧୬୧୲ < 𝑡 < 𝑡ୱୟ୲     
0     𝑡 ≤ 𝑡୧୬୧୲, 𝑡ୱୟ୲ ≤ 𝑡 
 (5.41) 
where 𝜗 is drift velocity or void/hillock surface growth rate, Ω and 𝐽 are the atomic density and 
flux, respectively.  
5.3. Conclusion  
This chapter shows how designers can use the circuit nodal analysis to assess the reliability 
of the circuit without dealing with non-electrical concepts such as mechanical stress and 
physics-based models. Essentially, this Chapter offers fast models for reliability assessment 
which abstracts away the complex physics aspects of electromigration and help designers to 
perform EM analysis of the entire circuit merely based on the electrical nodal information.  
 
Figure 5.5: The evolution of the overall wire resistance in terms of barrier and metal resistivity 
and their geometry during void growth. 
𝜌௕
void
𝐴௕
𝐴௖ 𝜌௖
𝑥௩
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Chapter 6 
6Algorithms and Tools for Full Chip 
Reliability Assessment of 
Interconnect Networks  
In this Chapter, we describe novel algorithms based on the models we proposed throughout 
the previous chapters. We also introduce a new tool for full chip reliability assessment of 
interconnect networks which takes industry standard interconnect designs and performs 
stationary, transient and lifetime analyses.  
6.1. Algorithms  
6.1.1. Stationary  
Algorithm 6.1 implements a thorough stationary assessment for determining immortality 
or vulnerability of the nodes (or vias) and branches (or wires). It takes interconnect design with 
reliability requirements (i.e. critical voltage or stress) as input. The algorithm performs circuit 
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analysis to obtain nodal voltages and temperatures. This stage can be externally done. In our 
experiments, we employ one-time SPICE simulation.  
Parsing the interconnect network, we build a graph and find all connected components 
where interconnect components are continuously connected through copper without any 
barrier or liner. This is critical, while electrons can travel freely between connected 
components, atom conservation holds true within a closed connected component, which is the 
bases of our model presented in Chapter 2.  
Algorithm 6.1 reliability assessment (SS) 
Input: interconnect design (𝐺), requirements (𝜎ୡ୰୧୲ , 𝑉ୡ୰୧୲) 
Output: violations and severity 
    1: perform circuit analysis (obtain 𝑉௜ and 𝑇௜) 
    2: find all connected components (𝐺ୡୡ) 
    3: for 𝑘 = 1 to 𝑐  
    4:     Compute 𝑉௞் =
ଵ
஺
∑ ቀ𝑉଴௜ −
ఛ
ఔ
ln 𝑇଴௜ቁ௜∈஻ೖ 𝐴௜ 
    5: end  
    6: foreach 𝑥 ∈ 𝑁 
    7:      Find connected component 𝐺୩ containing 𝑥  
    8:      if (𝑉௫் < 𝑉௞் − 𝑉ୡ୰୧୲୴ ) 
    9:          Voiding violation at node 𝑥 - severity:(𝑉௞் − 𝑉௫்)/𝑉ୡ୰୧୲୴  
    10:     end if 
    11:     if (𝑉௫் > 𝑉௞் − 𝑉ୡ୰୧୲୦ ) 
    12:          Hillock violation at node 𝑥 - severity:(𝑉௞் − 𝑉௫்)/𝑉ୡ୰୧୲୦  
    13:    end if 
    14: end foreach 
    15: return list 
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 Having all connected components, we compute (5.31) for each component. Then, for each 
node we check the immortality conditions (5.33) and (5.34) using the computed (5.31) and 
(5.30) corresponding to the connected component which the node belongs to. The algorithm 
produces a report on both void and hillock violations and their severity including all electrical, 
thermal and mechanical effects. 
6.1.2. Transient and Lifetime  
A generic algorithm for evaluating the health of delivery network can be seen in Algorithm 
6.2 where the interconnect design is given as well as the maximum tolerable voltage drop and 
minimum life expectancy.  
The algorithm performs one-time circuit analysis using SPICE to obtain nodal and branch 
information. Then, the algorithm performs transient analysis based on the models presented in 
(5.36) - (5.41). While the voltage level and lifetime requirement are met, the wire resistance 
will be updated using (5.36) with proper boundary conditions shown in (4.4) - (4.10). The 
resistance continues evolving until a nucleation conditions happens anywhere within the 
components (i.e. a critical stress has been reached). In case of violation, an induced flaw starts 
to nucleate. In our experiments we considered both voiding and extrusion problems. 
Also, depending on the failure mode, time to developing of an electrically detectable void 
is calculated using the model (in our experiments all voids are considered slit-like). In each 
update iteration, we also need to check if any saturation has occurred to stop the growth in that 
branch.    
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6.2. RAIN – a tool 
The algorithms for both steady state and transient analyses as well as lifetime analysis are 
implemented as an all-in-one solution software, RAIN (Reliability Assessment of Interconnect 
Networks). The languages used for building this tool include but are not limited to C, C++, 
Python, Perl, Matlab, Mathematica, JavaScript and R.  
Algorithm 6.2 reliability assessment (TL) 
Input: interconnect design (𝐺), requirements (𝑉 ୰୭୮ି୫ୟ୶, MTF୫୧୬) 
Output: Lifetime 
    1: t = 0  
    2: Perform circuit analysis. 
    3: while voltage drops in G < 𝑉୫ୟ୶ and  t < MTF୫୧୬  
        4: Update resistance via (5.36) 
        5: if anywhere atom concertation is beyond critical  via (4.8) (𝑡୬୳ୡ) 
            6: Induced flaw is nucleated 
        7: end if 
        8: if anywhere induced flaw is filling cross section (𝑡୴୧ୱ) 
            9: Induced flaw is grown via (2)  
        10: end if 
        11: if anywhere steady state is reached (𝑡ୱୟ୲) 
            12: Induced flaw is saturated 
        13: end if 
        14: Perform circuit analysis  
    15: end while 
    16: return t        
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RAIN takes four inputs (1) interconnect design, (2) technology specifications, (3) initial 
stress and temperature, and (4) lifetime requirements. It takes voltages, computes Joule heating 
and assesses the reliability of a given multi-segment interconnect net taking all electrical, 
thermal and mechanical effects into account. It determines lifetime, violations and their 
severity in every metal layer. The code is available online [113] and can be run on desktop 
machines. For more accuracy, one may implement the complete form of series-based solution 
in (4.8) – (4.10) used in (5.36) – (5.41) which require more powerful machines.   
6.3. Discussion  
Models and algorithms presented in this Chapter are applied to various IBM power grid 
benchmarks. Table 6.1 shows the results comparing the violation predicted by the proposed 
model and the existing ones [29, 20, 39]. There is a considerable number of different violations 
which are not detected or wrongly detected by the existing models. The average disparity 
between the new model and experiments shown in Table 6.1 is below 1% while the error in 
classical based models is up to 14% and can be worse under various technologies and loads.  
6.4. Conclusion 
We show that first the interconnect network must be decomposed into connected 
components and then based on geometrical and electrical information of the components 
reliability analysis is performed. 
We showed that two hazardous situations may occur: (1) in some cases, the existing models 
may wrongly scrutinize reliability in unfailing parts and consequently impose unnecessary 
design tightening and (2) in some other cases, the models may underestimate serious reliability 
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problems causing unpredicted behaviors or catastrophic failures to occur. The existing models 
for reliability evaluation are usually pessimistic in case of interconnect voiding and optimistic 
when extrusion occurs. Time-consuming and not converging reliability assessments as well as 
undesired chip behaviors are the common expensive outcomes of such models. 
(𝜎ୡ୰୧୲=500MPa.) 
In brief, the incompatibles can be explained as follows. The application of current density 
results in EM. As an immediate side effect, a temperature rise occurs (Joule heating). The 
temperature gradient produces flux and consequently causes TM. While electrical current is 
applied and temperature raises, stress develops simultaneously. These fluxes compete against 
each other and reconcile in the steady state. In fact, atoms travel towards the anode (due to 
EM) and at the same time tend to move from hot to cool places (due to TM). Intuitively, 
increasing temperature usually mitigates shrinkage and intensify inflation. This may cause 
serious temperature effects (i.e. various stress aggravation or alleviation) that can be missed 
by the existing models. Thermomigration interacts with electromigration and stress migration, 
and may result in (1) asymmetric stress distribution, (2) early hillock formation (shorter 
lifetime), (3) late voiding (longer lifetime), (4) non-end failures. The proposed model explains 
Table 6.1: Experimental results (predicted violations) proposed model vs existing models  
 
Name Nodes Branches Incompatible Violations 
IBMPG1 30638 30027 155 
IBMPG2 127238 208325 683 
IBMPG3 851584 1401572 3126 
IBMPG4 953583 1560645 5726 
IBMPG5 1079310 1076848 95901 
IBMPG6 1670494 1649002 43696 
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many experimental observations that may have been inexplicable before. Fig. 6.1 shows the 
interface of the tool we developed for reliability assessment of large interconnect grids under 
thremo-electro-mechanical stress. 
    
 
Figure 6.1: Tool: R
eliability assessm
ent of interconnect netw
orks. It receives voltages and tem
perature, translates 
them
 to stress and reports violations. [113] 
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Chapter 7 
7Model for Temperature Distribution 
in Interconnect 
In this Chapter, the heat generation and its development and distribution within interconnect 
is investigated in detail. While there is a large body of research studying a similar problem [67, 
99], they are devised for mass transport induced aging context and therefore limited in practical 
use. In short, they are limited in modeling non-uniform temperature distributions where they 
assume the wire ends carry the same temperature. Moreover, since mass transport is a 
thermally activated process, the geometrical and thermal properties of wires need to be 
modeled almost without compromising which were done in similar works.  
Since temperature rise and gradients are the trigger forces for thermomigration, we 
developed a completely new model based on the fundamental heat generation. The developed 
model can be considered for reliability and thermal analysis as a standalone tool. We also 
present several useful mathematical tools which are able to compute important quantities and 
thus embedded in various physical design tools where various thermal aspects or phenomena 
are of interests. 
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7.1. The Model 
Heat  distribution due to the transient electro-thermal behavior is captured by the following 
equation [74]:  
𝜌௠𝑐௣
𝜕𝑇
𝜕𝑡
+ ∇𝑞 = 𝑄 (7.1) 
The left term describes the transient behavior of temperature where 𝜌௠ and 𝑐௣are the mass 
density and the specific heat, respectively. The product, 𝜌௠𝑐௣ = θ, commonly termed as the 
volumetric heat capacity, measures the ability of a material to store thermal energy). The 
middle term is due to the heat flux descried by the Fourier's heat conduction law. The right 
term,𝑄, is due to various heat generation processes. 
The net heat transfer process is described by the Fourier’s law of heat conduction: 
𝑞 = −𝑘∇𝑇 (7.2) 
 where 𝑞 is the local heat flux, 𝑘 is the material's thermal conductivity. 
The total heat can be generated by several sources as follows: 
𝑄 = 𝑄௝௛ + 𝑄்௛௢௠௦௢௡ + 𝑄௖௢௡௩௘௖௧௜௢௡ (7.3) 
The heat terms in the right side of (7.3) are due to the Joule heating effect, the Thomson 
effect and the convective heat transfer, respectively from left to right. 
Thermal energy generation caused by Joule heating effect can be described by the 
following equation: 
𝑄௝௛ = |∇V|ଶ𝜌(𝑇)ିଵ = 𝑗ଶ𝜌(𝑇) (7.4) 
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where 𝑄௝௛ is the rate of heat transfer due to the Joule heating, V is the electric potential and 
𝜌(𝑇) = 𝜌଴(1 + 𝛽(𝑇 − 𝑇଴)) is the electrical resistivity (with 𝜌଴ as the electrical resistivity at 
the temperature 𝑇଴, and  𝛽 as the temperature coefficient of resistivity). The effect of 
temperature on electrical resistivity (𝜌) is found to be very small and thereafter negligible.  
The heat produced by the Thomson effect can be expressed as: 
𝑄்௛௢௠௦௢௡ = −𝜅𝑗∇𝑇 (7.5) 
where 𝜅 is the Thomson coefficient. The Thomson effect is generally small compared to other 
sources and can be safely neglected. 
The basic relationship for the rate of heat transfer per volume by convection is: 
𝑄௖௢௡௩௘௖௧௜௢௡ =
ℎ
ℓ
(𝑇଴ − 𝑇) (7.6) 
where  𝑇଴ is the external temperature, ℎ is the coefficient of heat transfer and ℓ is the thermal 
characteristic length for heat transfer. The heat transfer coefficient for conductor surrounded 
by dielectric is widely modeled by ℎ = ௞಺ಽವ
௧಺ಽವ
 with 𝑘ூ௅஽ and 𝑡ூ௅஽ being the thermal conductivity 
and thickness of the dielectric, respectively.  
To model the multi-dimensional heat spreading phenomenon (i.e. taking the effect of 
convection through dielectric and vias –which is usually heat loss downwards-- into account 
properly), ℓ must be calculated precisely based on the geometrical, topological and thermal 
attributes of interconnects, dielectric as well as layout (i.e. adjacent wires). In this Chapter we 
used the following model [67, 99] which matches perfectly with our FEM simulation: 
ℓ =
𝑤𝑡
𝑡ூ௅஽
൬
𝑤 + 𝑑
2𝑤
+
𝑡ூ௅஽ − 𝑑/2
𝑤 + 𝑑
൰ (7.7) 
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where 𝑤, 𝑡, 𝑡ூ௅஽ and 𝑑 are the width of wire, thickness of wire, the thickness of dielectric and 
the wire spacing (i.e. the distance between two adjacent wire). The common dimensions in 
modern technology nodes has the trend of  𝑡 = 𝑡ூ௅஽ = 2𝑤 = 2𝑑. 
Depending on different layout and operating conditions, ℓ may be described by different 
expressions. However, all the equations derived here are still valid as long as the appropriate 
ℓ is determined by either an appropriate analytical expression or extracted from simulation.  
Thus, under stationary condition (7.1) can be written as follows: 
𝑘∇ଶ𝑇 −
ℎ
ℓ
(𝑇 − 𝑇଴) + 𝑗ଶ𝜌 = 0 (7.8) 
Definition 7.1. Given the geometrical, topological and thermal attributes of interconnects, 
dielectric as well as layout, we can define an effective thermal length  
𝛤ିଶ =
1
𝑘
ℎ
ℓ
 (7.9) 
Thus, using Definition 7.1, (7.8) in 1-dimension (1D) can be seen as a second order linear 
homogeneous differential equation with constant coefficients: 
𝑇ᇱᇱ − ൬
1
Γଶ
൰ (𝑇 − 𝑇଴) +
𝑗ଶ𝜌
𝑘
= 0 (7.10) 
The solution to (7.10) for a single wire with initial conditions of 𝑇(−𝐿/2) = 𝑇ଵ and 
𝑇(+𝐿/2) = 𝑇ଶ (temperature at both ends where −𝐿/2 < 𝑥 < 𝐿/2), is obtained as: 
𝑇(𝑥) = ቆ
𝑇ଵ + 𝑇ଶ
2
−
𝑗ଶ𝜌Γଶ
𝑘
 −  𝑇଴ቇ sech ൬
𝐿
2Γ
൰ cosh ቀ
𝑥
Γ
ቁ  
+  ൬
𝑇ଵ − 𝑇ଶ
2
൰ csch ൬
𝐿
2Γ
൰ sinh ቀ
𝑥
Γ
ቁ  +   (
𝑗ଶ𝜌Γଶ
𝑘
+  𝑇଴) 
(7.11) 
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Since the heat loss is mainly downwards through vias, 𝑇଴ (i.e. external temperature in 
convection) can fairly be assumed to be the average temperature of the ends. Therefore, 
assuming  𝑇଴ = (𝑇ଵ + 𝑇ଶ)/2, 𝑇௡ = (𝑇ଵ − 𝑇ଶ)/2 and 𝑇௠ = 𝑗ଶ𝜌Γଶ/𝑘 (𝑇௠ is the maximum 
temperature rise). T(x) can be written as: 
𝑇(𝑥) = 𝑇଴ + 𝑇௠ ቎1 −
cosh ቀ𝑥Γቁ
cosh ቀ 𝐿2Γቁ
቏ + 𝑇௡ ቎
sinh ቀ𝑥Γቁ
sinh ቀ 𝐿2Γቁ
 ቏ (7.12) 
One may interpret equation (7.12) in a way that a portion of temperature comes from the 
external temperature (e.g. offset temperature), another portion of temperature is caused by 
Joule heating, the rest due to the temperature difference (as well as geometry).  
For a simple case where the anode and cathode have them same temperature (𝑇଴), the 
solution [67, 99]  is: 
𝑇(𝑥) = 𝑇଴ + 𝑇௠ ቎1 −
cosh ቀ𝑥Γቁ
cosh ቀ 𝐿2Γቁ
቏ (7.13) 
To eliminate the thermal parts (i.e. conductivity) and describe the model with electrical 
elements only, 𝑇௠, the maximum temperature rise can be written using Wiedemann–Franz law 
(i.e. 𝑘𝜌 = 𝐿௢𝑇 where Lorentz number) as follows: 
𝑇௠ =
𝑗ଶ𝜌𝛤ଶ
𝑘஼௨
=
tେ୳t୍୐ୈ𝑗ଶ𝜌
k୍୐ୈ
=
1
𝐿௢𝑇଴
𝜌ଶ𝑗ଶ𝛤ଶ (7.14) 
𝛤 can be modeled differently depending on the layout topology and wire relative 
geometrical position. The proposed model is valid regardless of 𝛤 derivation. Based on a 
common structural model in [67] and using (7.7), the following model is shown to be very 
accurate for modern layout trend. 
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𝛤 ≈ ඨ𝑡஼௨𝑡ூ௅஽
𝑘௖௨
𝑘ூ௅஽
 (7.15) 
7.2. Temperature Log Integral  
The natural logarithm of temperature is a significant quantity as it appears in many other 
quantities such mean time to failure. In this section we derive a compact expression for logT(x). 
The equations describing the temperature distribution and profile are stated in the previous 
Sub-section. They were organized in such a manner so that each segment of the expression 
corresponds to the associated physics. But, for integration, we rewrite these equations in a more 
convenient form.  
Definition 7.2. Let a, A, B and C be: 
𝑎 =
1
Γ
 (7.16) 
𝐴 = −𝑇௠ sech ൬
𝐿
2Γ
൰ (7.17) 
𝐵 = 𝑇௡ csch ൬
𝐿
2Γ
൰ (7.18) 
𝐶 = 𝑇଴ + 𝑇௠ (7.19) 
Using Definition 7.1 and 7.2, (7.17) can be readily expressed as follows: 
𝑇(𝑥) = 𝐴 cosh(𝑎𝑥) + 𝐵 sinh(𝑎𝑥) + 𝐶 (7.20) 
Thus, the natural logarithm of temperature profile can be written as follows: 
log 𝑇(𝑥) = log(𝐴 cosh(𝑎𝑥) + 𝐵 sinh(𝑎𝑥) + 𝐶) (7.21) 
But, taking the integration in of log 𝑇(𝑥), in (7.21), is not straightforward due to complex 
hyperbolic nature of temperature distribution (i.e. 𝑇(𝑥)). 
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Definition 7.3. Let 𝑝 and 𝑞 be zeros of the following quadratic polynomial.  
 
𝐴 + 𝐵
2
𝑡ଶ + 𝐶𝑡 +
𝐴 − 𝐵
2
= 0 (7.22) 
They satisfy the identity polynomial ஺ା஻
ଶ
𝑡ଶ + 𝐶𝑡 + ஺ି஻
ଶ
= ஺ା஻
ଶ
(𝑡 − 𝑝)(𝑡 − 𝑞) where with 
plugging 𝑡 = 𝑒௔௫, (7.20) can be expressed as: 
𝑇(𝑥) =
𝐴 + 𝐵
2
𝑒௔௫(1 − 𝑝𝑒ି௔௫)(1 − 𝑞𝑒ି௔௫) (7.23) 
Hence, the natural logarithm of temperature, in (7.21) can be stated as follows:  
log|𝑇(𝑥)| = log ฬ
𝐴 + 𝐵
2
ฬ + 𝑎𝑥 + log|1 − 𝑝𝑒ି௔௫| + log|1 − 𝑞𝑒ି௔௫| (7.24) 
Lemma 7.1. Given 𝛼, 𝛽 ∈ ℝ the following integral holds true 
න log|1 − 𝛽𝑒ିఈ௫| 𝑑𝑥 =
1
𝛼
Re{Liଶ(𝛽𝑒ିఈ௫)} + constant. (7.25) 
Proof. In order to prove (7.25), a special function called dilogarithm is needed. It is denoted 
by Liଶ and defined by 
Liଶ(𝑧) = − න
log(1 − 𝑡)
𝑡
𝑑𝑡
௭
଴
= − න
log(1 − 𝑧𝑢)
𝑢
𝑑𝑢
ଵ
଴
, 𝑧 ∈ ℂ \ [1, ∞). (7.26) 
Here, the first integral is taken along the line segment joining 0 and 𝑧. The equivalence of 
two integrals can be shown by the substitution 𝑡 = 𝑧𝑢. So Liଶ(𝑧) is not differentiable along the 
branch cut [1, ∞). On the other hand, its real part behaves much better since 
Re{Liଶ(𝑧)} = − න
log|1 − 𝑧𝑢|
𝑢
𝑑𝑢
ଵ
଴
 (7.27) 
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Performing complex analysis confirms that both sides of (7.27), considered as a function 
of real variables 𝑥 and 𝑦 (with 𝑧 = 𝑥 + 𝑖𝑦), extends to a smooth on all of ℝଶ \ {(1, 0)}. Thus, 
for any 0 < 𝑎 < 𝑏, (7.26) yields: 
− න
log|1 − 𝑧𝑢|
𝑢
𝑑𝑢
௕
௔
= − න
log|1 − 𝑧𝑢|
𝑢
𝑑𝑢
௕
଴
− ቆ− න
log|1 − 𝑧𝑢|
𝑢
𝑑𝑢
௔
଴
ቇ
= − න
log|1 − 𝑏𝑧𝑣|
𝑣
𝑑𝑣
ଵ
଴
− ቆ− න
log|1 − 𝑎𝑧𝑤|
𝑤
𝑑𝑤
ଵ
଴
ቇ
= Re{Liଶ(𝑏𝑧)} − Re{Liଶ(𝑎𝑧)} 
(7.28) 
Here, we utilize the substitution 𝑢 = 𝑏𝑣 and 𝑢 = 𝑎𝑤 for respective terms. Using the 
substitution 𝑢 = 𝑒ିఈ , the following expression can be obtained: 
න log|1 − 𝛽𝑒ିఈ௫|𝑑𝑥 = −
1
𝛼 
න
log|1 − 𝛽𝑢|
𝑢
𝑑𝑢 =
1
𝛼
Re{Liଶ(𝛽𝑒ିఈ௫)} + constant.  ∎ (7.29) 
Using Lemma 7.1, we can write the integral of (7.24) as follows:  
න log 𝑇(𝑥)𝑑𝑥 = 𝑥 log ฬ
𝐴 + 𝐵
2
ฬ +
𝑎𝑥ଶ
2
+
1
𝑎
Re{Liଶ(𝑝𝑒ି௔௫)} +
1
𝑎
Re{Liଶ(𝑞𝑒ି௔௫)}
+ constant 
(7.30) 
Thus, the definite integral of natural logarithm of temperature along a given wire (−𝐿/2 <
𝑥 < 𝐿/2) is: 
න log 𝑇(𝑥)𝑑𝑥
ା௅ଶ
ି௅ଶ
=
= log ฬ
𝐴 + 𝐵
2
ฬ 𝐿 +
1
𝑎
Re ൜Liଶ(𝑝𝑒
ି௔௅ଶ ) − Liଶ(𝑝𝑒
ା௔௅ଶ )ൠ
+
1
𝑎
Re ൜Liଶ(𝑞𝑒
ି௔௅ଶ ) − Liଶ(𝑞𝑒
ା௔௅ଶ )ൠ 
(7.31) 
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7.3. Compact Temperature Log Integral 
While (7.31) holds true for any given values of 𝐴, 𝐵, 𝐶 and 𝑎, we can take advantage of 
the numerical facts regarding values in (7.12) in thermal context to perform a clever 
compaction.  
Because 𝑇௠ and  
௅
ଶ୻
 are both positive, 𝐴 is negative. A freedom on choosing 𝑥 direction 
allows us to pick end points so that  𝑇ଵ < 𝑇ଶ and therefore 𝑇௡ < 0. It results in 𝐵  negative. 
Also 𝐶 is clearly positive. 
In addition, considering the behavior of functions sech ቀ ௅
ଶ୻
ቁ and csch ቀ ௅
ଶ୻
ቁ, it is not difficult 
to see that |𝐴| < |𝐶| and |𝐵| < |𝐶|. Essentially, considering the range of a chip operating 
temperature (i.e.𝑇௡ = భ்
ି మ்
ଶ
≪ 𝑇଴ = భ்
ା మ்
ଶ
) (300K) and interconnect dimensions (i.e. 𝐿 and Γ) 
(microns), it can be seen that |𝐴| ≪ |𝐶| and |𝐵| ≪ |𝐶|. 
These insights allow us to benefit from some numerical properties and identities. In 
particular, as 𝑝 and 𝑞 are zeros of the quadratic polynomial ஺ା஻
ଶ
𝑡ଶ + 𝐶𝑡 + ஺ି஻
ଶ
= 0, without 
loss of generality, we can assume 𝑝 and 𝑞 to be: 
𝑝 =
−𝐶 + √𝐶ଶ − 𝐴ଶ + 𝐵ଶ
𝐴 + 𝐵
 (7.32) 
𝑞 =
−𝐶 − √𝐶ଶ − 𝐴ଶ + 𝐵ଶ
𝐴 + 𝐵
 (7.33) 
According to the numerical facts mentioned above, we conclude that |𝑝| < 1 and |𝑞| > 1 
(essentially |𝑝| ≪ 1 and |𝑞| ≫ 1). Consequently, we conclude that |𝑝𝑒ି௔௅| < 1 and 
|𝑞𝑒ି௔௅| > 1 (note that we defined 𝑎 = ଵ
୻
).  
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Throughout our numerical discussion above, we do not lose any generality. In other words, 
in the context of thermal analysis of VLSI chips, these numerical findings are independent of 
values and indeed are enforced by the context of the problem (e.g. Temperatures have positive 
values). In the remaining, we use these findings along with some mathematical properties to 
eliminate the dilogarithm functions and lastly compact the final result.  
In contrast to its complexity, dilogarithm has nice properties that enable us to compute its 
value efficiently. 
Property 1. For |𝑧| < 1 the following series converges absolutely 
Liଶ(𝑧) = ෍
𝑧௡
𝑛ଶ
ஶ
௡ୀଵ
 (7.34) 
Thus, it is no more complicated than computing the value of −log(1 − 𝑧) = ∑ ௓
೙
௡
ஶ
௡ୀଵ . To 
handle the case where |𝑧| > 1, we use the following transformation identity. 
Identity 1. A reflection property 
Liଶ(
1
𝑧
) = − Liଶ(𝑧) −
𝜋ଶ
6
−
1
2
logଶ(−𝑧) (7.35) 
Using Property 1 and Identity 1, the following expression can be derived: 
Liଶ(𝑧) =
⎩
⎪
⎨
⎪
⎧ ෍
𝑧௡
𝑛ଶ
ஶ
௡ୀଵ
                                         , |𝑧| < 1
− ෍
1
𝑧௡𝑛ଶ
ஶ
௡ୀଵ
−
𝜋ଶ
6
−
1
2
logଶ(−𝑧) , |𝑧| ≥ 1
 (7.36) 
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Considering the fact that the problem is solved in the context of thermal analysis in VLSI 
chips (i.e. large |𝑧|), convergence analysis shows that the property in (7.36) can be further 
simplified as follows: 
Liଶ(𝑧) = ቐ
𝑧                                     , |𝑧| < 1
−
1
𝑧
−
𝜋ଶ
6
−
1
2
logଶ(−𝑧) , |𝑧| ≥ 1
 (7.37) 
Therefore, (7.37) can be written as: 
න log 𝑇(𝑥)𝑑𝑥
ା௅ଶ
ି௅ଶ
= log ฬ
𝐴 + 𝐵
2
ฬ 𝐿 +
1
𝛼
Re ൜𝑝𝑒ି
௔௅
ଶ − 𝑝𝑒ି
௔௅
ଶ ൠ
+
1
𝛼
Re ቐ−
𝑒ା
௔௅
ଶ
𝑞
−
1
2
logଶ(−𝑞𝑒ି
௔௅
ଶ ) +
𝑒ି
௔௅
ଶ
𝑞
+  
1
2
logଶ(−𝑞𝑒
௔௅
ଶ )ቑ 
(7.38) 
Further simplification yields: 
න log 𝑇(𝑥)𝑑𝑥
ା௅ଶ
ି௅ଶ
= log ฬ
𝐴 + 𝐵
2
ฬ 𝐿 −
2
𝑎
sinh ൬
𝑎𝐿
2
൰ (𝑝 + 𝑞ିଵ)
+
1
2𝑎
Re ൜logଶ(−𝑞𝑒
௔௅
ଶ ) − logଶ(−𝑞𝑒ି
௔௅
ଶ )ൠ 
(7.39) 
Thus, (7.39) can be written as: 
න log 𝑇(𝑥)𝑑𝑥
ା௅ଶ
ି௅ଶ
= log ฬ
𝐴 + 𝐵
2
ฬ 𝐿 −
2
𝑎
sinh ൬
𝑎𝐿
2
൰ (𝑝 + 𝑞ିଵ) + log|𝑞| 𝐿 (7.40) 
Plugging 𝑝 and 𝑞 from (7.32) and (7.31) into (7.40) yields the following expression: 
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න log 𝑇(𝑥)𝑑𝑥
ା௅ଶ
ି௅ଶ
= log ฬ
𝐴 + 𝐵
2
ฬ 𝐿 −
2
𝑎
sinh ൬
𝑎𝐿
2
൰ ൬
−2𝐴
𝐶 + √𝐶ଶ − 𝐴ଶ + 𝐵ଶ
൰
+ log ቤ
−𝐶 − √𝐶ଶ − 𝐴ଶ + 𝐵ଶ
𝐴 + 𝐵
ቤ 𝐿 
(7.41) 
As it was shown before, |𝐴| ≪ |𝐶| and |𝐵| ≪ |𝐶|, therefore 𝑞 and 𝑝 + 𝑞ିଵcan be fairly 
substituted with −2𝐶/(𝐴 + 𝐵) and also 𝐴/𝐶 resulting in the following expression: 
න log 𝑇(𝑥)𝑑𝑥
ା௅ଶ
ି௅ଶ
= (log 𝐶)𝐿 +
2
𝑎
sinh ൬
𝑎𝐿
2
൰ ൬
𝐴
𝐶
൰ (7.42) 
Plugging 𝐴, 𝐵, 𝐶 and 𝑎 into Eq. (70) yields the following compact expression 
න log 𝑇(𝑥)𝑑𝑥
ା௅ଶ
ି௅ଶ
= log(𝑇଴ + 𝑇௠) 𝐿 − 2Γ tanh ൬
𝐿
2Γ
൰ ൬
𝑇௠
𝑇଴ + 𝑇௠
൰ (7.43) 
Also, since 𝑇଴ ≫ 𝑇௠ 
න log 𝑇(𝑥)𝑑𝑥
ା௅ଶ
ି௅ଶ
= log(𝑇଴ + 𝑇௠) 𝐿 − 2Γ tanh ൬
𝐿
2Γ
൰ ൬
𝑇௠
𝑇଴
൰ (7.44) 
Where 𝑇௠ =
௝మఘ୻మ
௞
 is the maximum temperature. 
7.4. The Exact Model  
As it was mentioned in Chapter 2, to obtain another relationship between the stresses at 
line ends with temperature, we need to study the atom conservation under temperature effect 
stated as [39]. In this section, we present further details on the derivations of the extract form 
of the models in Chapter 3. 
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ම Δ𝐶d𝑣 = −
𝐶଴
𝐵
𝐻𝑊 න 𝜎d𝑥
ା௅ଶ
ି௅ଶ
= 0 (7.45) 
where 𝐶଴is the initial concentration, 𝑉 = 𝐻𝑊𝐿 is the wire volume.  
Plugging (3.2) into (7.45), yields 
න 𝜎d𝑥
ା௅ଶ
ି௅ଶ
=
𝜎ି + 𝜎ା
2
𝐿 −
𝑄
Ω
ln 𝑇ା + ln 𝑇
2
𝐿 +
𝑄
Ω
න ln 𝑇(𝑥) d𝑥
ା௅ଶ
ି௅ଶ
= 0 (7.46) 
Since temperature at ends (typically ~100°C) is much higher than the temperature rise 
(usually several degrees), i.e. 𝑇௠ ≪ 𝑇଴, plugging (7.44) into (7.46) yields to an important 
relationship as follows:  
𝜎ା + 𝜎ି
2
𝐿 +
𝑄
Ω
𝑇௠𝑇଴
𝑇ା𝑇
𝐿 ൬1 −
2Γ
L
tanh ൬
𝐿
2Γ
൰൰ = 0 (7.47) 
If in a structure, the thermal characteristic length happens to be much smaller than the 
length of a wire (i.e. Γ ≪ L), one may use the following approximation instead: 
𝜎ା + 𝜎ି
2
+
𝑄
Ω
𝑇௠
𝑇଴
= 0 (7.48) 
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Chapter 8 
8Conclusions and Future Work 
8.1. Reliability – Significance    
Our everyday lives rely heavily on our electronic gadgets and devices. We expect them to 
function dependably and often last long. For sensitive applications such as medical devices, 
autonomous vehicles and space crafts, reliability or lifetime is often crucial and nonnegotiable. 
Soon with the appearance of Internet of Things, we will constantly be interacting with many 
tiny intelligent devices that are supposed to function reliability.  
Throughout the history of microelectronics, improvements in IC manufacturing design and 
technology, guided by the predictions and guidelines from Moore's law, have resulted in an 
exponential increase in computing power per unit area. This arises from the individual 
transistor speedup and size shrinkage, allowing more transistors to be packed on a chip. 
Alongside with transistor shrinkage, the size of the interconnects also shrinks to be able to 
accommodate and connect the tightly packed transistors. However, unlike the trend in 
transistor performance, which shows an improvement with technology advancement, the 
interconnect network shows performance degradation. 
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The limited interconnect performance is unable to sustain the performance improvement 
in transistors which consequently creates a large stress in the interconnects. Such large 
electrical load is often quantified by the current density. Shrinking sizes and swelling 
requirements result in large current density which can cause wire wear-out and material 
degradation due to mass transport controlled by a complex electro-thermo-mechanical 
process which ultimately affect the IC reliability or its capability to function properly over the 
lifetime of the product. The effect of mass transport usually manifests itself first as resistance 
change, void or hillocks formation and over time may result in shorts or opens.  
8.2. Reliability – Approaches   
Physics and Material Science: In this category, reliability concerns are often mitigated by 
focusing on introducing new materials, alloys or improving the capability of existing materials 
and processing conditions (e.g. adding liner, cap and seed layers). Therefore, due to constraints 
in the experimental approaches such as thermal budget and manufacturing, it would not be 
surprising to see newer dramatic changes such as introduction of new material or airgaps [3]. 
Nevertheless, since the cost and scale of experimental approaches cannot mimic large circuits 
as a whole, thus true reliability lifespan of interconnect nets cannot be observed using such 
approaches. Also, based on manufacturer experiences such highly expensive approaches on 
alternative materials is unlikely to provide long term solutions for continued scaling.  
Computer Engineering:  As alternative solutions, the existing methods for reliability 
assessment are currently being adjusted hoping to explain and model newly emerging 
reliability problems [114, 115, 116, 117]. The latter approach is often criticized for being 
inaccurate due to over simplification or the lack of including true underlying physics. While 
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tuning parameters and modifying existing models may offer short-term benefits, it also appears 
unlikely that merely parameter refinements will produce a clear path or a holistic solution for 
scaling that is being sought [3]. 
Our Approach: As a result, we highlight in this thesis that a productive approach to 
assessing and mitigating interconnect reliability concerns lies with shifting the focus of 
investigation from material explorations or existing model modifications towards 
understanding the underlying causes of material degradation (Physics and Material Science) 
and the impact of aging mechanisms on circuit functionality, which has received relatively 
little attention up to the present (Computer Engineering). 
8.3. Models   
We examine “whether the existing models—which are developed based on limited 
experiments and for specific technologies under certain circumstances—are capable to be 
adjusted so that they can capture ever-emerging challenges imposed by aggressive scaling?”.  
This thesis demonstrates that in advanced technologies, merely adjusting the parameters in 
existing models leads to intolerable inaccuracy. In some technologies, new challenging 
physical phenomena (such as electron scattering in sub 10nm) may arise and contribute to 
overall aging through completely new mechanisms which are not captured in the existing 
models. Indeed, dealing with the ever-ongoing challenges imposed by scaling (e.g. 
thermomigration and electron scattering), requires revisiting physics and devising new models 
by including new aging processes rather than tweaking the existing ones. 
Classical Models: Lifetime Assessment: A key information in the context of reliability is 
the device’s mean time to failure or lifetime. Black’s empirical model has been widely used as 
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a metric for the lifetime of interconnects. Mortality Check: Another critical information is to 
determine whether a wire is immortal or not. The most commonly used model for immortality 
checking was developed by Blech. Lifespan Analysis (transient defect evolution): Korhonen 
developed a new model for transient evolution of voids. This model has been widely accepted 
by the research community. The transient defect evolution during the lifespan due to aging is 
also an important information for a comprehensive reliability assessment. Korhonen developed 
a model for transient evolution of voids which has been widely used in the research community. 
Classical Models Limitations: Single Segment: Classical models for end-to-end wires 
cannot be employed for complex nets. We investigated the mass transport in multi-segment 
structures by studying stress evolution across the branches in a net. A new set of models are 
proposed which can accommodate complex interconnect networks with multiple nodes and 
branches. Temperature Agnosia:  The existing models are temperature agnostic as they do 
not take temperature effects into account as an individual aging factor. However, for modern 
technologies heating in general and its repercussions have been a life-threatening to 
interconnect reliability. Using temperature agnostic models in verification flow is shown to be 
dangerous in terms of reliability misevaluation or unnecessary overdesign. Temperature not 
only affects electromigration and stress migration but also affects the aging directly through 
thermomigration. We discuss thermal effects on reliability of interconnects and propose new 
models which take temperature effects correctly into account through thermomigration. Poor 
Integrability: In common verification methodologies, reliability analysis usually takes the 
very last stage of physical signoff checks. Also, as it was discussed before, examining material 
migration induced reliability of interconnect fundamentally requires multi-physics analyses. 
The classical models and their extended versions are based on hydrostatic stress analysis. The 
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multi-physical nature of mass transport phenomenon (e.g. dealing with non-electrical or 
mechanical factors such as hydrostatic stress) makes this stage of verification hard to integrate 
with other signoff steps (performance, delay, power). Due to such poor integrability, many 
redundant iterations between various verification steps might occur. For example, a naïve 
change towards EM improvement may affect other critical factor such as timing. Indeed, lack 
of a homogenous methodology results in unwelcome cost and time. We observed an interesting 
relationship between non-electrical factors such as stress and temperature with electrical ones. 
We propose a novel mapping from hydrostatic stress and temperature to voltage. Then, a new 
voltage-based formalism is developed to translate non-electrical factors to voltage and can be 
universally used among different stages of verification such as performance, delay and power. 
This makes the mass transport analysis desirably integrated into common methodologies.  
Fig. 8.1, as a big picture of this thesis, it shows that the explicit use of classical models for 
advanced technologies may result in significantly erroneous reliability misevaluation. While 
 
 
Figure 8.1: Demonstrating disparity between classical models and new model versus the 
golden model (experiments).  
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there have been some works addressing some of these limitations, this thesis delivers a 
comprehensive research on mass transport induced aging in interconnect networks considering 
all electro-thermo-mechanical factors. This research contains a profound amount of 
experiments, observations, mathematical models based on underlying aging physics, numerical 
analyses and a great body of discussion. 
8.4. Concluding Findings   
Complex Net with Multi-segment Extension: We show that classical models (i.e. Black, 
Blech and Korhonen’s models) for end-to-end wires cannot be employed for complex nets. We 
extend these models to complex structures using the principle of atom conservations in an 
encapsulated body of connected interconnects which desirably replaces incorrect utilization of 
end-to-end models. The model proposed computes the hydrostatic stress distribution and 
captures the electrical and non-electrical effects of all segments connected in a net. This model 
is also capable of capturing the effect of passive extensions.  
Temperature is a big culprit for aging: We demonstrate that simplistic combination of 
thermal models and temperature-agnostic electromigration models without considering their 
true correlation no longer provide correct reliability assessment for wires manufactured in 
advanced technologies. We propose a compact aging model that captures the impact of Joule 
heating on material migration via thermomigration. We investigate the stress development 
considering thermomigration, an aging process induced by Joule heating. We show that 
neglecting thermal effects during reliability assessment may lead to wrong evaluation for wires 
manufactured in modern technologies. We propose a new criterion for checking immortality 
of wires under any thermal, electrical and mechanical conditions. We demonstrate that many 
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wires considered mortal based on Blech criterion may never experience aging problems during 
the product lifetime and many Blech-immortal wires may become damaged and cause 
catastrophic failures. We also investigate in detail various temperature profiles. We show that 
depending on the steady state profile of temperature, the voiding and hillock potential 
appearance will be affected, and therefore temperature-agnostic Blech based method may not 
be trusted. The new model confirms that thermomigration usually (i.e. for the thermal profile 
of ∩) tends to aggravate compressive stress and potentially exacerbate the risk of extrusion or 
shorts. On the other hand, thermomigration mitigates tensile stress and possibly alleviates the 
risk of voiding or opens. In general cases, when the temperature gradients are negative towards 
the cathode, such gradients alleviate the tensile and compressive stresses. On the other hand, 
positive temperature gradients towards the cathode, aggravate the tensile and compressive 
stress. Our models are validated by numerous COMSOL-based experiments. Intuitively, 
increasing temperature usually mitigates shrinkage and intensifies inflation. This may cause 
serious temperature effects (i.e. various stress aggravation or alleviation) that can be missed 
by the existing models. Thermomigration interacts with electromigration and stress migration 
and may result in (1) asymmetric stress distribution, (2) early hillock formation (shorter 
lifetime), (3) late voiding (longer lifetime), (4) non-end failures. The proposed model sexplain 
many experimental observations that may have been inexplicable before. Due to the complex 
mutual dependencies, thermal and other aging factors are often assessed independently without 
considering their true physics-based correlations. Using the underlying physics of stress 
evolution, we develop a new analytical transient model and a compact steady state model for 
reliability assessment that accurately captures electrical, thermal and mechanical aspects. Our 
experimental results indicate that ignoring temperature or not modeling it through 
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thermomigration may lead to incorrect conclusions regarding mortality and lifetime. The 
proposed models can be used to determine: (1) transient analysis of aging of wires; (2) stress 
analysis of signal and power interconnect networks; (3) accurate conditions for voiding and 
extrusion; (4) new criteria for designers and CAD tools in terms of current density and lengths. 
Improving Integrability: We show how designers can use the circuit nodal analysis to 
assess the reliability of the circuit without dealing with non-electrical concepts such as 
mechanical stress and physics-based models. Essentially, we offer fast models for reliability 
assessment which abstract away the complex physics aspects of electromigration and help 
designers to perform EM analysis of the entire circuit merely based on the electrical nodal 
information. 
RAIN: Ultimately, we develop a computer-aided design tool, RAIN (Reliability 
Assessment of Interconnect Networks), based on the proposed models and capable of assessing 
reliability of industry standard complex multi-layer, multi-segment interconnect networks (e.g. 
IBM Benchmark with 4.1 million nodes). The tool is very efficient and accurate and can be 
run  using desktop or laptop computers. The languages used for building this tool include but 
are not limited to C, C++, Python, Perl, Matlab, Mathematica, JavaScript and R.  
RAIN can be readily integrated into other verification signoffs phases such as performance, 
timing and power analyses. RAIN takes as inputs: (1) interconnect design, (2) technology 
specifications, (3) initial stress and temperature, (4) IR drop and lifetime requirements. It 
analyzes and assesses reliability and delivery requirements of all nets, and provides a report on 
voltage limitations, thermal violations and expected lifetime. It is validated on a wide spectrum 
of experimental results performed on various industry benchmarks.  
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We show that first the interconnect network must be decomposed through extracting the 
connected component and then based on geometrical and electrical information of component 
perform reliability analysis. We show that two hazardous situations may occur: (1) in some 
cases, the existing models may wrongly scrutinize reliability in unfailing parts and 
consequently impose unnecessary design tightening and (2) in some other cases, the models 
may underestimate serious reliability problems causing unpredicted behaviors or catastrophic 
failures to occur. The existing models for reliability evaluation are usually pessimistic in case 
of interconnect voiding and optimistic when extrusion occurs. Time-consuming and not 
converging reliability assessments as well as undesired chip behaviors are the common 
expensive outcome of such models. Fig. 6.1 shows the interface of the tool we developed for 
reliability assessment of large interconnect grids under thremo-electro-mechanical stress. 
8.5. Future Directions   
The presented research and associated development, such as RAIN, provide a framework 
for future research in various directions which are briefly listed here.  
(1) Scaling may consequences in some new aging mechanisms which have not been 
observed in current technologies but speculated about the future such as aging due to fatigue 
in extremely small lines such as those which carry bidirectional currents for a long time. 
Exploring other aging mechanisms may open new horizons in the context of reliability 
analysis.  
(2) Stepping to replace copper interconnects has already initiated and expected to continue 
in the long term (e.g. cobalt wire or carbon nanotubes have been investigated as viable options).  
While some of these substituting technologies may not suffer from EM in a conventional sense, 
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it seems that due to the nature of microelectronics performance requirements, thermally-
induced aging has been a persistent common reliability issue. Therefore, incorporating the 
associated underlying physics into the presented model can be a possible extension for future 
technologies.  
(3) A sensitivity level can be desirably added to RAIN so that designer can enable and 
disable some detailed and in-depth analyses (e.g. current crowding in corners and lines with 
angels). Also, it is not difficult yet convenient to add a feature to RAIN to perform fractional 
analyses where only specific segments are required to be analyzed.  
(4) We showed, beside the traditional intangible metrics such as critical stress, other key 
components in developing a lifetime model are atomic divergence and critical voltage. A 
possible direction is to devise more enhanced lifetime models based on the presented notations. 
(5) While RAIN never experienced performance limitations for analyzing even extremely 
large interconnect designs, further optimization in transient analysis might be possible.  
(6) RAIN can be efficiently utilized for extracting insights and ultimately developing aging 
mitigation techniques. Indeed, the reliability violation reports generated by RAIN provide 
valuable perceptions that can lead to developing aging prevention schemes, redundancy-aware 
design practices and optimal repair strategies.  
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